Maintaining consistency between systemC and RTL system designs

Authors:
Alistair Bruce;M. M. Kamal Hashmi;Andrew Nightingale;Steve Beavis;Nizar Romdhane;Christopher Lennard
Affiliations:
ARM, Sheffield, UK;Spiratech Ltd, Manchester, UK;ARM, Sheffield, UK;Spiratech Ltd, Manchester, UK;ARM, Sheffield, UK;ARM, Sheffield, UK
Venue:
Proceedings of the 43rd annual Design Automation Conference
Year:
2006

Citing 2
Cited 4

A Verilog to C Compiler

RSP '00 Proceedings of the 11th IEEE International Workshop on Rapid System Prototyping (RSP 2000)
Verification Methodology Manual for SystemVerilog

Verification Methodology Manual for SystemVerilog

Integrating RTL IPs into TLM designs through automatic transactor generation

Proceedings of the conference on Design, automation and test in Europe
Neurophysiological correlates in interface design: An HCI perspective

Computers in Human Behavior
A practice of ESL verification methodology from SystemC to FPGA: using EPC class-1 generation-2 RFID tag design as an example

Proceedings of the 2010 Asia and South Pacific Design Automation Conference
Automatic RTL Test Generation from SystemC TLM Specifications

ACM Transactions on Embedded Computing Systems (TECS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

We describe how system design consistency can be maintained across multiple levels of design abstraction using a modular verification IP strategy. This strategy involves delivery of verification IP in an environment independent manner, utilizing a standard system verification architecture that leverages re-usable component verification drivers, transaction-based interfaces, and synchronization through a system-verification master. This enables a single test-bench to be applied for systems modeled both in SystemC, as well as at the RT level. The configuration of the verification testbench is kept consistent with the design by using system-design meta-data described using the specifications of The SPIRIT Consortium.