Reconfigurable Shuffle Network Design in LDPC Decoders

Authors:
Jun Tang;Tejas Bhatt;Vishwas Sundaramurthy
Affiliations:
University of Minnesota, Twin Cities, MN;Nokia Inc., Irving, TX;Nokia Inc., Irving, TX
Venue:
ASAP '06 Proceedings of the IEEE 17th International Conference on Application-specific Systems, Architectures and Processors
Year:
2006

Citing 0
Cited 6

Efficient shuffle network architecture and application for WiMAX LDPC decoders

IEEE Transactions on Circuits and Systems II: Express Briefs
Design of a multimode QC-LDPC decoder based on shift-routing network

IEEE Transactions on Circuits and Systems II: Express Briefs
Low-complexity switch network for reconfigurable LDPC decoders

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A multimode shuffled iterative decoder architecture for high-rate RS-LDPC codes

IEEE Transactions on Circuits and Systems Part I: Regular Papers
QSN: a simple circular-shift network for reconfigurable quasi-cyclic LDPC decoders

IEEE Transactions on Circuits and Systems II: Express Briefs
Flexible LDPC decoder architectures

VLSI Design - Special issue on Flexible Radio Design: Trends and Challenges in Digital Baseband Implementation

Quantified Score

Hi-index	0.00

Visualization

Abstract

For some time now, configurable computing has been hailed as the future for application-specific architectures. The purported advantages are well-known: the increasing NRE cost of chip fab is avoided, the same platform can be used for a variety of applications, ...