Synchronous Elastic Networks

Authors:
Sava Krstic;Jordi Cortadella;Mike Kishinevsky;John O'Leary
Affiliations:
Intel Corporation, USA;Universitat Politecnica de Catalunya, Spain;Intel Corporation, USA;Intel Corporation, USA
Venue:
FMCAD '06 Proceedings of the Formal Methods in Computer Aided Design
Year:
2006

Citing 0
Cited 7

Abstraction of Clocks in Synchronous Data-Flow Systems

APLAS '08 Proceedings of the 6th Asian Symposium on Programming Languages and Systems
Correct-by-construction microarchitectural pipelining

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Elastic circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Token-aware completion functions for elastic processor verification: http://www.hindawi.com/journals/jece/2009/480740.html

Research Letters in Signal Processing
Microarchitectural Transformations Using Elasticity

ACM Journal on Emerging Technologies in Computing Systems (JETC)
Synchronous elasticization at a reduced cost: utilizing the ultra simple fork and controller merging

Proceedings of the International Conference on Computer-Aided Design
A formal framework for interfacing mixed-timing systems

Integration, the VLSI Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

We formally define--at the stream transformer level--a class of synchronous circuits that tolerate any variability in the latency of their environment. We study behavioral properties of networks of such circuits and prove fundamental compositionality results. The paper contributes to bridging the gap between the theory of latency-insensitive systems and the correct implementation of efficient control structures for them.