An optimized linear skewing interleave scheme for on-chip multi-access memory systems

Authors:
Chunyue Liu;Xiaolang Yan;Xing Qin
Affiliations:
Zhejiang University, Hangzhou, UNK, China;Zhejiang University, Hangzhou, UNK, China;Zhejiang University, Hangzhou, UNK, China
Venue:
Proceedings of the 17th ACM Great Lakes symposium on VLSI
Year:
2007

Citing 5
Cited 0

An Efficient Buffer Memory System for Subarray Access

IEEE Transactions on Parallel and Distributed Systems
SimpleScalar: An Infrastructure for Computer System Modeling

Computer
A Multiaccess Frame Buffer Architecture

IEEE Transactions on Computers
Multiaccess Memory System for Attached SIMD Computer

IEEE Transactions on Computers
Byte and modulo addressable parallel memory architecture for video coding

IEEE Transactions on Circuits and Systems for Video Technology

Quantified Score

Hi-index	0.00

Visualization

Abstract

An optimized linear skewing interleave scheme for on-chip multi-access memory systems is proposed in this paper. The proposed scheme can support simultaneous access of multiple subarray types of data elements in a 2-D data space with modulo addressing. 2pq (pq is the number of data elements in a subarray) memory modules are used without redundancy to save the on-chip memory. It uses linear skewing in the horizontal direction and uses nonlinear skewing in the vertical direction. Fast implementation method for the proposed scheme is also described. Results show that compared to previous linear skewing schemes, the proposed scheme can reduce 13.6%, on average, of the on-chip memory for cases of pq = 4 or 8 and reduce 35.5%, on average, of the external memory bandwidth for benchmark of motion estimation due to modulo addressing.