A Hash-based Approach for Functional Regularity Extraction During Logic Synthesis

Authors:
Angelo P. E. Rosiello;Fabrizio Ferrandi;Davide Pandini;Donatella Sciuto
Affiliations:
DEI - Politecnico di Milano, Italy;DEI - Politecnico di Milano, Italy;STMicroelectronics;DEI - Politecnico di Milano, Italy
Venue:
ISVLSI '07 Proceedings of the IEEE Computer Society Annual Symposium on VLSI
Year:
2007

Citing 0
Cited 5

KL-cuts: a new approach for logic synthesis targeting multiple output blocks

Proceedings of the Conference on Design, Automation and Test in Europe
Keep it straight: teaching placement how to better handle designs with datapaths

Proceedings of the 2012 ACM international symposium on International Symposium on Physical Design
PADE: a high-performance placer with automatic datapath extraction and evaluation through high dimensional data learning

Proceedings of the 49th Annual Design Automation Conference
Network flow based datapath bit slicing

Proceedings of the 2013 ACM international symposium on International symposium on physical design
LatchPlanner: latch placement algorithm for datapath-oriented high-performance VLSI designs

Proceedings of the International Conference on Computer-Aided Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

The Scalable Communications Core (SCC) is a power- and area-efficient solution for physical layer (PHY) and lower MAC processing of concurrent multiple wireless protocols. Our architecture consists of coarse-grained, heterogeneous, programmable accelerators ...