SHILPA: a high-level synthesis system for self-timed circuits

Authors:
V. Akella;G. Gopalakrishnan
Affiliations:
-;-
Venue:
ICCAD '92 1992 IEEE/ACM international conference proceedings on Computer-aided design
Year:
1992

Specification and Validation of Control-Intensive IC's in hopCP

IEEE Transactions on Software Engineering
Combining Process Algebras and Petri Nets for the Specification and Synthesis of Asynchronous Circuits

ASYNC '96 Proceedings of the 2nd International Symposium on Advanced Research in Asynchronous Circuits and Systems
Control Resynthesis for Control-Dominated Asynchronous Designs

ASYNC '96 Proceedings of the 2nd International Symposium on Advanced Research in Asynchronous Circuits and Systems

Hi-index	0.00