Future general purpose supercomputer architectures

Authors:
J. E. Smith;W.-C. Hsu;C. Hsiung
Affiliations:
Cray Research, Inc., Chippewa Falls, WI;Cray Research, Inc., Chippewa Falls, WI;Cray Research, Inc., Chippewa Falls, WI
Venue:
Proceedings of the 1990 ACM/IEEE conference on Supercomputing
Year:
1990

Citing 7
Cited 4

Synchronization, Coherence, and Event Ordering in Multiprocessors

Computer
The birth of the second generation: the Hitachi S-820/80

Proceedings of the 1988 ACM/IEEE conference on Supercomputing
The convex C240 architecture

Proceedings of the 1988 ACM/IEEE conference on Supercomputing
Dynamic Instruction Scheduling and the Astronautics ZS-1

Computer
Machine organization of the IBM RISC System/6000 processor

IBM Journal of Research and Development
Fast barrier synchronization hardware

Proceedings of the 1990 ACM/IEEE conference on Supercomputing
Banyan networks for partitioning multiprocessor systems

ISCA '73 Proceedings of the 1st annual symposium on Computer architecture

The hierarchical task graph and its use in auto-scheduling

ICS '91 Proceedings of the 5th international conference on Supercomputing
Memory contention for shared memory vector multiprocessors

Proceedings of the 1992 ACM/IEEE conference on Supercomputing
Heuristics for Scheduling I/O Operations

IEEE Transactions on Parallel and Distributed Systems
Increasing the effective bandwidth of complex memory systems in multivector processors

Supercomputing '96 Proceedings of the 1996 ACM/IEEE conference on Supercomputing

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper discusses the challenges facing designers of future general purpose supercomputers, and describes architectural features and characteristics that may be used to meet these challenges. The scope of the discussion ranges from individual processor architecture to large-scale multiprocessor systems. Performance trends and projections for general purpose supercomputer systems are given as part of the discussion.