On the design of a new CPU architecture for pedagogical purposes

Authors:
Daniel Ellard;David Holland;Nicholas Murphy;Margo Seltzer
Affiliations:
Harvard University;Harvard University;Harvard University;Harvard University
Venue:
WCAE '02 Proceedings of the 2002 workshop on Computer architecture education: Held in conjunction with the 29th International Symposium on Computer Architecture
Year:
2002

Citing 6
Cited 7

Computer organization & design: the hardware/software interface

Computer organization & design: the hardware/software interface
Computer architecture (2nd ed.): a quantitative approach

Computer architecture (2nd ed.): a quantitative approach
Learning operating systems structure and implementation through the MPS computer system simulator

SIGCSE '99 The proceedings of the thirtieth SIGCSE technical symposium on Computer science education
A web-based little man computer simulator

Proceedings of the thirty-second SIGCSE technical symposium on Computer Science Education
Karel the Robot

Karel the Robot
The Nachos instructional operating system

USENIX'93 Proceedings of the USENIX Winter 1993 Conference Proceedings on USENIX Winter 1993 Conference Proceedings

MarieSim: The MARIE computer simulator

Journal on Educational Resources in Computing (JERIC)
A Simple Project for Teaching Instruction Set Architecture

ICALT '05 Proceedings of the Fifth IEEE International Conference on Advanced Learning Technologies
DOP: a CPU core for teaching basics of computer architecture

WCAE '03 Proceedings of the 2003 workshop on Computer architecture education: Held in conjunction with the 30th International Symposium on Computer Architecture
On the introduction of reconfigurable hardware into computer architecture education

WCAE '03 Proceedings of the 2003 workshop on Computer architecture education: Held in conjunction with the 30th International Symposium on Computer Architecture
A computer architecture education curriculum through the design and implementation of original processors using FPGAs

WCAE '04 Proceedings of the 2004 workshop on Computer architecture education: held in conjunction with the 31st International Symposium on Computer Architecture
A complete design of a RISC processor for pedagogical purposes

Journal of Computing Sciences in Colleges
Green16: a frugal CPU architecture

Proceedings of the South African Institute for Computer Scientists and Information Technologists Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

Ant-32 is a new processor architecture designed specifically to address the pedagogical needs of teaching many subjects, including assembly language programming, machine architecture, compilers, operating systems, and VLSI design. This paper discusses our motivation for creating Ant-32 and the philosophy we used to guide our design decisions and gives a high-level description of the resulting design.