Principles of CMOS VLSI design: a systems perspective
Principles of CMOS VLSI design: a systems perspective
Nonlinear image processing
Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design
Storage Management Programmable Process
Storage Management Programmable Process
Radiometric CCD camera calibration and noise estimation
IEEE Transactions on Pattern Analysis and Machine Intelligence
Design and real-time implementation of a 3-D rational filter for edge preserving smoothing
IEEE Transactions on Consumer Electronics
IEEE Transactions on Consumer Electronics
A VLSI implementation of a reconfigurable rational filter
IEEE Transactions on Consumer Electronics
A hardware-efficient programmable FIR processor using input-data and tap folding
EURASIP Journal on Applied Signal Processing
A multi-processor NoC-based architecture for real-time image/video enhancement
Journal of Real-Time Image Processing
Hi-index | 0.00 |
A VLSI macrocell for edge-preserving video noise reduction is proposed in the paper. It is based on a nonlinear rational filter enhanced by a noise estimator for blind and dynamic adaptation of the filtering parameters to the input signal statistics. The VLSI filter features a modular architecture allowing the extension of both mask size and filtering directions. Both spatial and spatiotemporal algorithms are supported. Simulation results with monochrome test videos prove its efficiency for many noise distributions with PSNR improvements up to 3.8 dB with respect to a nonadaptive solution. The VLSI macrocell has been realized in a 0.18 µm CMOS technology using a standard-cells library; it allows for real-time processing of main video formats, up to 30 fps (frames per second) 4CIF, with a power consumption in the order of few mW.