FPGA implementation of full-search vector quantization based on partial distance search

Authors:
Wen-Jyi Hwang;Wen-Kang Wei;Yao-Jung Yeh
Affiliations:
Graduate Institute of Computer Science and Information Engineering, National Taiwan Normal University, Taipei 117, Taiwan;Graduate Institute of Computer Science and Information Engineering, National Taiwan Normal University, Taipei 117, Taiwan;Graduate Institute of Computer Science and Information Engineering, National Taiwan Normal University, Taipei 117, Taiwan
Venue:
Microprocessors & Microsystems
Year:
2007

Citing 5
Cited 3

Vector quantization and signal compression

Vector quantization and signal compression
Wavelets and subband coding

Wavelets and subband coding
A new VLSI architecture for full-search vector quantization

IEEE Transactions on Circuits and Systems for Video Technology
Modular VLSI architectures for real-time full-search-based vector quantization

IEEE Transactions on Circuits and Systems for Video Technology
Digital implementation of hierarchical vector quantization

IEEE Transactions on Neural Networks

A hardware design of a massive-parallel, modular NN-based vector quantizer for real-time video coding

Microprocessors & Microsystems
Efficient K-Means VLSI Architecture for Vector Quantization

SCIA '09 Proceedings of the 16th Scandinavian Conference on Image Analysis
High speed c-means clustering in reconfigurable hardware

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a novel algorithm for field programmable gate array (FPGA) realization of vector quantizer (VQ) encoders using partial distance search (PDS). In most applications, the PDS is adopted as a software approach for attaining moderate codeword search acceleration. In this paper, a novel PDS algorithm well suited for hardware realization is proposed. The algorithm employs subspace search, bitplane reduction, and multiple-coefficient accumulation techniques for the effective reduction of the area complexity and computation latency. Concurrent encoding of different input vectors for further computation acceleration is also allowed by the employment of multiple-module PDS. The proposed implementation has been embedded in a softcore CPU for physical performance measurement. Experimental results show that the implementation provides a cost-effective solution to the FPGA realization of VQ encoding systems where both high throughput and high fidelity are desired.