Fault Injection Techniques and their Accelerated Simulation in SystemC

Authors:
Silvio Misera;Heinrich Theodor Vierhaus;Andre Sieber
Affiliations:
Brandenburg University of Technology Cottbus;Brandenburg University of Technology Cottbus;Brandenburg University of Technology Cottbus
Venue:
DSD '07 Proceedings of the 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools
Year:
2007

Citing 0
Cited 6

Simulation-based verification of the MOST NetInterface specification revision 3.0

Proceedings of the Conference on Design, Automation and Test in Europe
A LEON3 virtual platform with real spacewire interfaces for dependable space software development

Proceedings of the 4th International ICST Conference on Simulation Tools and Techniques
Facilitating the design of fault tolerance in transaction level systemc programs

ICDCN'12 Proceedings of the 13th international conference on Distributed Computing and Networking
Rapid transient fault insertion in large digital systems

Microprocessors & Microsystems
Concurrent and comparative fault simulation in SystemC and its application in robustness evaluation

Microprocessors & Microsystems
Facilitating the design of fault tolerance in transaction level SystemC programs

Theoretical Computer Science

Quantified Score

Hi-index	0.00

Visualization

Abstract

SystemC has been widely accepted for the description of electronic systems. An essential advantage of a SystemC description is the possibility of a built-in compiled-code simulation. Beyond the functional simulation for validation of a hardware design, there are additional requirements for an advanced simulation of faults in order to analyze the system behavior under fault conditions. The paper introduces known and novel methods of SystemC-based simulations with fault injections and provides first results. Some strategies are shown to accelerate the SystemC simulation by parallel computing. Additionally, we present gate level and switch level models for an effective simulation in SystemC.