Distributed Processor Communication Architecture
Distributed Processor Communication Architecture
Computer Networks and Their Protocols
Computer Networks and Their Protocols
Distributed fault-tolerance for large multiprocessor systems
ISCA '80 Proceedings of the 7th annual symposium on Computer Architecture
X-Tree: A tree structured multi-processor computer architecture
ISCA '78 Proceedings of the 5th annual symposium on Computer architecture
Graph Theory with Applications to Engineering and Computer Science (Prentice Hall Series in Automatic Computation)
Analysis of Chordal Ring Network
IEEE Transactions on Computers
Design to Minimize Diameter on Building-Block Network
IEEE Transactions on Computers
System Fault Diagnosis: Closure and Diagnosability with Repair
IEEE Transactions on Computers
Computer
On group graphs and their fault tolerance
IEEE Transactions on Computers
On an Optimally Fault-Tolerant Multiprocessor Network Architecture
IEEE Transactions on Computers
All-to-All Personalized Communication Algorithms in Chordal Ring Networks
ICN '01 Proceedings of the First International Conference on Networking-Part 2
The Shuffle-Ring: Overcoming the Increasing Degree of Hypercube
HPCA '96 Proceedings of the 2nd IEEE Symposium on High-Performance Computer Architecture
On de Bruijn Routing in Distributed Hash Tables: There and Back Again
P2P '04 Proceedings of the Fourth International Conference on Peer-to-Peer Computing
On Fault-Tolerant Distributor Communication Architecture
IEEE Transactions on Computers
Generalized Hypercube and Hyperbus Structures for a Computer Network
IEEE Transactions on Computers
International Journal of Sensor Networks
Upper bounds on the connection probability for 2-D meshes and tori
Journal of Parallel and Distributed Computing
Graph theoretic characterization and reliability of the multiple-clique network
Mathematical and Computer Modelling: An International Journal
Mathematical and Computer Modelling: An International Journal
| Hi-index | 14.99 |
A communication architecture for distributed processors is presented here. This architecture is based on a new topolgy we have developed, one which interconnects n nodes by using rn links where the maximum internode distance is logrn, and where each node has, at most, 2r, I/O ports. It is also shown that this network is fault-tolerant, being able to tolerate up to (r - 1) node failures.