System-platforms-based SystemC TLM design of image processing chains for embedded applications

Authors:
Muhammad Omer Cheema;Lionel Lacassagne;Omar Hammami
Affiliations:
EECS Department, Ecole Nationale Superieure de Techniques Avancees, Paris, France and Axis Department, University of Paris Sud, Orsay, France;Axis Department, University of Paris Sud, Orsay, France;EECS Department, Ecole Nationale Superieure de Techniques Avancees, Paris, France
Venue:
EURASIP Journal on Embedded Systems
Year:
2007

Citing 17
Cited 1

Numerical recipes: the art of scientific computing

Numerical recipes: the art of scientific computing
From VHDL Register Transfer Level to SystemC Transaction Level Modeling: A Comparative Case Study

SBCCI '03 Proceedings of the 16th symposium on Integrated circuits and systems design
Transaction level modeling: an overview

Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Using UML-Based Rate Monotonic Analysis to Predict Schedulability

Computer
Model-Driven SoC Design via Executable UML to SystemC

RTSS '04 Proceedings of the 25th IEEE International Real-Time Systems Symposium
A SoC Design Methodology Involving a UML 2.0 Profile for SystemC

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
IVS 05: New Developments and Research Trends for Intelligent Vehicles

IEEE Intelligent Systems
Using UML 2.0 for System Level Design of Real Time SoC Platforms for Stream Processing

RTCSA '05 Proceedings of the 11th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications
Model-Driven Development Using UML 2.0: Promises and Pitfalls

Computer
Modeling SystemC design in UML and automatic code generation

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
A model-driven design environment for embedded systems

Proceedings of the 43rd annual Design Automation Conference
Transaction-Level Modeling with Systemc: Tlm Concepts and Applications for Embedded Systems

Transaction-Level Modeling with Systemc: Tlm Concepts and Applications for Embedded Systems
FPGA-based networking systems for high data-rate and reliable in-vehicle communications

Proceedings of the conference on Design, automation and test in Europe
Using partial-run-time reconfigurable hardware to accelerate video processing in driver assistance system

Proceedings of the conference on Design, automation and test in Europe
MOCDEX: multiprocessor on chip multiobjective design space exploration with direct execution

EURASIP Journal on Embedded Systems
Video-based lane estimation and tracking for driver assistance: survey, system, and evaluation

IEEE Transactions on Intelligent Transportation Systems
Real-time dense stereo for intelligent vehicles

IEEE Transactions on Intelligent Transportation Systems

An automatic design flow for data parallel and pipelined signal processing applications on embedded multiprocessor with NoC: application to cryptography

International Journal of Reconfigurable Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Intelligent vehicle design is a complex task which requires multidomains modeling and abstraction. Transaction-level modeling (TLM) and component-based software development approaches accelerate the process of an embedded system design and simulation and hence improve the overall productivity. On the other hand, system-level design languages facilitate the fast hardware synthesis at behavioral level of abstraction. In this paper, we introduce an approach for hardware/software codesign of image processing applications targeted towards intelligent vehicle that uses platform-based SystemC TLM and component-based software design approaches along with HW synthesis using SystemC to accelerate system design and verification process. Our experiments show the effectiveness of our methodology.