Design-for-test techniques for opens in undetected branches in CMOS latches and flip-flops

Authors:
Antonio Zenteno Ramirez;Guillermo Espinosa;Victor Champac
Affiliations:
Intel Techologia de Mexico, Tiaquepaque, Jalisco, Mexico;Freescale Semiconductor, Guadalajara, Mexico;National Institute for Astrophysics, Optics, and Electronics, Puebla, Mexico
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2007

Citing 5
Cited 0

Testing semiconductor memories: theory and practice

Testing semiconductor memories: theory and practice
Intel and the Myths of Test

IEEE Design & Test
A Systematic DFT Procedure for Library Cells

VTS '99 Proceedings of the 1999 17TH IEEE VLSI Test Symposium
Cold Delay Defect Screening

VTS '00 Proceedings of the 18th IEEE VLSI Test Symposium
Defect-Based Delay Testing of Resistive Vias-Contacts A Critical Evaluation

ITC '99 Proceedings of the 1999 IEEE International Test Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, a design-for-testability (DFT) technique to test open defects in otherwise undetectable faulty branches in fully static CMOS latches and flip-flops is proposed. The main benefits of our proposal are: 1) it is able to detect a parametric range of resistive opens defects and 2) the performance degradation is very low. The testability of the added DFT circuitry is also addressed. The cost of the proposed technique in terms of speed degradation, area overhead, and extra pins is analyzed. Comparison with other previously proposed testable latches is carried out. Circuits with the proposed technique have been designed and fabricated. Good agreement is observed between the analytical analysis, simulations and experimental measures performed on the fabricated circuits.