Device-circuit co-optimization for mixed-mode circuit design via geometric programming

Authors:
Jintae Kim;Ritesh Jhaveri;Jason Woo;Chih-Kong Ken Yang
Affiliations:
University of Californica, Los Angeles, CA;University of Californica, Los Angeles, CA;University of Californica, Los Angeles, CA;University of Californica, Los Angeles, CA
Venue:
Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Year:
2007

Citing 6
Cited 1

Design of pipeline analog-to-digital converters via geometric programming

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Convex Optimization

Convex Optimization
Techniques for improving the accuracy of geometric-programming based analog circuit design optimization

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Digital Circuit Optimization via Geometric Programming

Operations Research
Design of Analog CMOS Integrated Circuits

Design of Analog CMOS Integrated Circuits
Optimal design of a CMOS op-amp via geometric programming

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

PAGE: parallel agile genetic exploration towards utmost performance for analog circuit design

Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.01

Visualization

Abstract

Modern processing technologies offer a number of types of devices such as high-VT, low-VT, thick-oxide, etc. in addition to the nominal transistor in order to meet system performance and functional needs. While designers have leveraged these devices for mixed-signal design, a design framework is needed to guide designers in selecting the best set of devices. The same framework can enable device manufacturers decide which new devices to include in the suite of device offerings. This paper presents a design methodology that can quickly guide a designer in selecting the best set of devices for a given application, specifications, and circuit structure. The equation-based optimization framework based on geometric programming (GP) extends upon previous efforts that optimize sizing, biasing, and supply voltages. The paper first shows that convex piecewise-linear function fitting can effectively model for optimization all the types of devices offered by a 90nm CMOS technology. Additionally, we show the potential to model and include experimental devices such as a Schottky Tunneling Source MOSFET. Second, the paper applies the model to an example circuit, a track-and-hold amplifier. The optimization and subsequent simulation illustrate the importance and amount of benefit from applying device selection.