High-level interconnect model for the quantum logic array architecture

Authors:
Tzvetan S. Metodi;Darshan D. Thaker;Andrew W. Cross;Isaac L. Chuang;Frederic T. Chong
Affiliations:
University of California, Davis, Davis, CA;University of California, Davis, Davis, CA;Massachusetts Institute of Technology, Cambridge, MA;Massachusetts Institute of Technology, Cambridge, MA;University of California, Santa Barbara, Santa Barbara, CA
Venue:
ACM Journal on Emerging Technologies in Computing Systems (JETC)
Year:
2008

Citing 17
Cited 0

Profile-driven instruction level parallel scheduling with application to super blocks

Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture
Speculative hedge: regulating compile-time speculation against profile variations

Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture
Fault-tolerant quantum computation with constant error

STOC '97 Proceedings of the twenty-ninth annual ACM symposium on Theory of computing
Quantum computation and quantum information

Quantum computation and quantum information
A Practical Architecture for Reliable Quantum Computers

Computer
Optimal Superblock Scheduling Using Enumeration

Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture
An Evaluation Framework and Instruction Set Architecture for Ion-Trap Based Quantum Micro-Architectures

Proceedings of the 32nd annual international symposium on Computer Architecture
A Quantum Logic Array Microarchitecture: Scalable Quantum Data Movement and Computation

Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture
Architectural implications of quantum computing technologies

ACM Journal on Emerging Technologies in Computing Systems (JETC)
Interconnection Networks for Scalable Quantum Computers

Proceedings of the 33rd annual international symposium on Computer Architecture
Distributed Arithmetic on a Quantum Multicomputer

Proceedings of the 33rd annual international symposium on Computer Architecture
Quantum Memory Hierarchies: Efficient Designs to Match Available Parallelism in Quantum Computing

Proceedings of the 33rd annual international symposium on Computer Architecture
Adiabatic Quantum Computation is Equivalent to Standard Quantum Computation

SIAM Journal on Computing
Asymptotically optimal circuits for arbitrary n-qubit diagonal comutations

Quantum Information & Computation
Scalable trapped ion quantum computation with a probabilistic ion-photon mapping

Quantum Information & Computation
System design for large-scale ion trap quantum information processor

Quantum Information & Computation
Synthesis of quantum-logic circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

We summarize the main characteristics of the quantum logic array (QLA) architecture with a careful look at the key issues not described in the original conference publications: primarily, the teleportation-based logical interconnect. The design goal of the the quantum logic array architecture is to illustrate a model for a large-scale quantum architecture that solves the primary challenges of system-level reliability and data distribution over large distances. The QLA's logical interconnect design, which employs the quantum repeater protocol, is in principle capable of supporting the communication requirements for applications as large as the factoring of a 2048-bit number using Shor's quantum factoring algorithm. Our physical-level assumptions and architectural component validations are based on the trapped ion technology for implementing quantum computing.