Floorplan considering interconnection between different clock domains

Authors:
Linkai Wang;Xiaofang Zhou
Affiliations:
ASIC & System State Key Lab, Fudan University, Shanghai, China;ASIC & System State Key Lab, Fudan University, Shanghai, China
Venue:
ICC'07 Proceedings of the 11th Conference on Proceedings of the 11th WSEAS International Conference on Circuits - Volume 11
Year:
2007

Citing 8
Cited 0

B*-Trees: a new representation for non-slicing floorplans

Proceedings of the 37th Annual Design Automation Conference
FAST-SP: a fast algorithm for block placement based on sequence pair

Proceedings of the 2001 Asia and South Pacific Design Automation Conference
Floorplanning with alignment and performance constraints

Proceedings of the 39th annual Design Automation Conference
Placement constraints in floorplan design

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Constraint-driven floorplan repair

Proceedings of the 43rd annual Design Automation Conference
Floorplanning algorithm for multiple clock domains

ICOSSSE'05 Proceedings of the 4th WSEAS/IASME international conference on System science and simulation in engineering
Floorplanning method based on liner programming

ICS'06 Proceedings of the 10th WSEAS international conference on Systems
VLSI module placement based on rectangle-packing by the sequence-pair

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

The primary goal of multijunction solar cell design is to maximize the output power for a given solar spectrum. The construction of multijunction cells places the individual junction layers in series, thereby limiting the overall output current to that ...