Low power architecture of the soft-output Viterbi algorithm
ISLPED '98 Proceedings of the 1998 international symposium on Low power electronics and design
A dynamically reconfigurable adaptive viterbi decoder
FPGA '02 Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays
A multi-layer obstacles-avoiding router using X-architecture
WSEAS Transactions on Circuits and Systems
WSEAS Transactions on Computers
Safety, uncertainty, and real-time problems in developing autonomous robots
ISPRA'09 Proceedings of the 8th WSEAS international conference on Signal processing, robotics and automation
FPGA based implementation of decoding architectures
Proceedings of the International Conference & Workshop on Emerging Trends in Technology
Hi-index | 0.00 |
Convolutional encoding with Viterbi decoding is a powerful method for forward error correction. It has been widely deployed in many wireless communication systems to improve the limited capacity of the communication channels. The Viterbi algorithm, which is the most extensively employed decoding algorithm for convolutional codes. In this paper, we present a field-programmable gate array implementation of Viterbi Decoder with a constraint length of 11 and a code rate of 1/3. It shows that the larger the constraint length used in a convolutional encoding process, the more powerful the code produced.