Memory-efficient and high-performance 2-D DCT and IDCT processors based on CORDIC rotation

Authors:
Tze-Yun Sung
Affiliations:
Department of Microelectronics Engineering, Chung Hua University, Hsinchu, Taiwan
Venue:
MUSP'07 Proceedings of the 7th WSEAS International Conference on Multimedia Systems & Signal Processing
Year:
2007

Citing 5
Cited 0

Expanding the Range of Convergence of the CORDIC Algorithm

IEEE Transactions on Computers
Memory-Efficiency and high-speed architectures for forward and inverse DCT with multiplierless operation

PSIVT'06 Proceedings of the First Pacific Rim conference on Advances in Image and Video Technology
A cost-effective architecture for 8×8 two-dimensional DCT/IDCT using direct method

IEEE Transactions on Circuits and Systems for Video Technology
A new hardware-efficient algorithm and architecture for computation of 2-D DCTs on a linear array

IEEE Transactions on Circuits and Systems for Video Technology
New systolic array implementation of the 2-D discrete cosine transform and its inverse

IEEE Transactions on Circuits and Systems for Video Technology

Quantified Score

Hi-index	0.00

Visualization

Abstract

Two-dimensional discrete cosine transform (DCT) and inverse discrete cosine transform (IDCT) have been widely used in many image processing systems. In this paper, efficient architectures with parallel and pipelined structures are proposed to implement 8 × 8 DCT and IDCT processors. In which, only one bank of SRAM (64 words) and coefficient ROM (6 words) is utilized for saving the memory space. The kernel arithmetic unit, i.e. multiplier, which is demanding in the implementation of DCT and IDCT processors, has been replaced by simple adders and shifters based on the CORDIC algorithm. The proposed architectures for 2-D DCT and IDCT processors not only simplify hardware but also reduce the power consumption with high performances.