FPGA based string matching for network processing applications

Authors:
Janardhan Singaraju;John A. Chandy
Affiliations:
Department of Electrical and Computer Engineering, University of Connecticut, Storrs, CT, USA;Department of Electrical and Computer Engineering, University of Connecticut, Storrs, CT, USA
Venue:
Microprocessors & Microsystems
Year:
2008

Citing 16
Cited 4

A new approach to text searching

Communications of the ACM
A fast string searching algorithm

Communications of the ACM
Cascading Content-Addressable Memories

IEEE Micro
Granidt: Towards Gigabit Rate Network Intrusion Detection Technology

FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
Assisting Network Intrusion Detection with Reconfigurable Hardware

FCCM '02 Proceedings of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Fast Content-Based Packet Handling for Intrusion Detection

Fast Content-Based Packet Handling for Intrusion Detection
Implementation of a Content-Scanning Module for an Internet Firewall

FCCM '03 Proceedings of the 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Efficient randomized pattern-matching algorithms

IBM Journal of Research and Development - Mathematics and computing
Deep Packet Filter with Dedicated Logic and Read Only Memories

FCCM '04 Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
A Methodology for Synthesis of Efficient Intrusion Detection Systems on FPGAs

FCCM '04 Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Scalable Pattern Matching for High Speed Networks

FCCM '04 Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Pre-Decoded CAMs for Efficient and High-Speed NIDS Pattern Matching

FCCM '04 Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
FPGA Based Network Intrusion Detection using Content Addressable Memories

FCCM '04 Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Snort - Lightweight Intrusion Detection for Networks

LISA '99 Proceedings of the 13th USENIX conference on System administration
Fast Regular Expression Matching Using FPGAs

FCCM '01 Proceedings of the the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Automatic Synthesis of Efficient Intrusion Detection Systems on FPGAs

IEEE Transactions on Dependable and Secure Computing

Optimized memory based accelerator for scalable pattern matching

Microprocessors & Microsystems
NetStage/DPR: a self-adaptable FPGA platform for application-level network security

ARC'11 Proceedings of the 7th international conference on Reconfigurable computing: architectures, tools and applications
An FPGA based soft multiprocessor for DNS/DNSSEC authoritative server

Microprocessors & Microsystems
NetStage/DPR: A self-reconfiguring platform for active and passive network security operations

Microprocessors & Microsystems

Quantified Score

Hi-index	0.01

Visualization

Abstract

String matching is a key problem in many network processing applications. Current implementations of this process using software are time consuming and cannot meet gigabit bandwidth requirements. Implementing this process in hardware improves the search time considerably and has several other advantages. This paper presents an array based hardware implementation of this time consuming process for network intrusion detection and directory lookup applications using reconfigurable hardware. These designs are coded in VHDL targeting a Xilinx Virtex-II Pro FPGA and are evaluated in terms of the speed and resource utilization.