A low power layered decoding architecture for LDPC decoder implementation for IEEE 802.11n LDPC codes

Authors:
Jie Jin;Chi-Ying Tsui
Affiliations:
The Hong Kong University of Science and Technology, Kowloon, Hong Kong;The Hong Kong University of Science and Technology, Kowloon, Hong Kong
Venue:
Proceedings of the 13th international symposium on Low power electronics and design
Year:
2008

Citing 6
Cited 1

Low cost LDPC decoder for DVB-S2

Proceedings of the conference on Design, automation and test in Europe: Designers' forum
Layered Decoding of Non-Layered LDPC Codes

DSD '06 Proceedings of the 9th EUROMICRO Conference on Digital System Design
Low complexity LDPC code decoders for next generation standards

Proceedings of the conference on Design, automation and test in Europe
Low-Complexity Architectures of a Decoder for IEEE 802.16e LDPC Codes

DSD '07 Proceedings of the 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools
High-throughput LDPC decoders

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Good error-correcting codes based on very sparse matrices

IEEE Transactions on Information Theory

Operation reduced low-density parity-check decoding algorithms for low power communication systems

International Journal of Communication Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a low power LDPC decoder design based on reducing the amount of memory access. By utilizing the column overlapping of the LDPC parity check matrix, the amount of access for the memory storing the posterior values is minimized. In addition, a thresholding decoding scheme is proposed which reduces the memory access by trading off the error correcting performance. The decoder was implemented in TSMC 0.18μm CMOS process. Experimental results show that for a LDPC decoder targeting for IEEE 802.11n, the power consumption of the memory and the decoder can be reduced by 72% and 24%, respectively.