Bulldog: a compiler for VLSI architectures
Bulldog: a compiler for VLSI architectures
A Simulation Study of Decoupled Architecture Computers
IEEE Transactions on Computers
Compilers: principles, techniques, and tools
Compilers: principles, techniques, and tools
Denotational semantics: a methodology for language development
Denotational semantics: a methodology for language development
Automatic translation of FORTRAN programs to vector form
ACM Transactions on Programming Languages and Systems (TOPLAS)
The case for the sustained performance computer architecture
ACM SIGARCH Computer Architecture News
Interpretation and instruction path coprocessing
Interpretation and instruction path coprocessing
Run-time scheduling and execution of loops on message passing machines
Journal of Parallel and Distributed Computing - Special issue: algorithms for hypercube computers
The hierarchical task graph and its use in auto-scheduling
ICS '91 Proceedings of the 5th international conference on Supercomputing
Single instruction stream parallelism is greater than two
ISCA '91 Proceedings of the 18th annual international symposium on Computer architecture
Action semantics
Reduced instruction set computers
Communications of the ACM - Special section on computer architecture
Postpass Code Optimization of Pipeline Constraints
ACM Transactions on Programming Languages and Systems (TOPLAS)
A Systolic Array Optimizing Compiler
A Systolic Array Optimizing Compiler
Code generation and instruction scheduling for pipelined sisd machines
Code generation and instruction scheduling for pipelined sisd machines
| Hi-index | 0.00 |