Multiprocessor Organization—a Survey
ACM Computing Surveys (CSUR)
Distributed Micro Minicomputer Systems: Structure, Implementation and Application
Distributed Micro Minicomputer Systems: Structure, Implementation and Application
Multiprocessors and other parallel systems - an introduction and overview
Computer Architecture, Workshop of the Gesellschaft für Informatik
Processor-memory interconnections for multiprocessors
ISCA '79 Proceedings of the 6th annual symposium on Computer architecture
A large scale, homogeneous, fully distributed parallel machine, I
ISCA '77 Proceedings of the 4th annual symposium on Computer architecture
Computer structures: Readings and examples (McGraw-Hill computer science series)
Computer structures: Readings and examples (McGraw-Hill computer science series)
D825 - a multiple-computer system for command & control
AFIPS '62 (Fall) Proceedings of the December 4-6, 1962, fall joint computer conference
A building block approach to multiprocessing
AFIPS '72 (Spring) Proceedings of the May 16-18, 1972, spring joint computer conference
AFIPS '72 (Fall, part II) Proceedings of the December 5-7, 1972, fall joint computer conference, part II
C.ai: a computer architecture for AI research
AFIPS '72 (Fall, part II) Proceedings of the December 5-7, 1972, fall joint computer conference, part II
Cm*: a modular, multi-microprocessor
AFIPS '77 Proceedings of the June 13-16, 1977, national computer conference
The implementation of the Cm* multi-microprocessor
AFIPS '77 Proceedings of the June 13-16, 1977, national computer conference
Software management of Cm*: a distributed multiprocessor
AFIPS '77 Proceedings of the June 13-16, 1977, national computer conference
Asynchronous and Clocked Control Structures for VSLI Based Interconnection Networks
IEEE Transactions on Computers
| Hi-index | 0.00 |
This paper describes the architecture of an innovative modular crossbar switch for large-scale multiprocessor systems; its modular design principle is given a particularly thorough treatment. The crucial points of this design principle are the utilization of bit-serial buses and an integration of a combination of crosspoints with its own microprogrammed controller, (which is designated as "configurational processor") into a single building block, preferably an IC. This innovative concept allows the implementation of full crossbar switches for systems up to about 128 processors at relatively low cost. The expense of a crossbar for a system with approximately 1024 processing elements is then comparable to that of the other parts of the whole system. A particular implementation of such a crossbar switch is embedded in a large-scale multimicroprocessor system being built at the Johannes Kepler University in Linz, Austria. This implementation is discussed in detail; emphasis is given to the complexity of its functional elements and its hardware expense. Since no ICs have yet been produced for the realization of the new building block for the crossbar mentioned above, this building block is realized on a printed circuit board using standard LSI-circuits.