A Comparison between Two Logic Synthesis Forms from Digital Switching Noise Viewpoint

Authors:
Giorgio Boselli;Valentina Ciriani;Valentino Liberali;Gabriella Trucco
Affiliations:
Dept. of Information Technologies, University of Milano, Crema, Italy 26013;Dept. of Information Technologies, University of Milano, Crema, Italy 26013;Dept. of Information Technologies, University of Milano, Crema, Italy 26013;Dept. of Information Technologies, University of Milano, Crema, Italy 26013
Venue:
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation
Year:
2009

Citing 6
Cited 0

On a New Boolean Function with Applications

IEEE Transactions on Computers
Logic Synthesis and Verification Algorithms

Logic Synthesis and Verification Algorithms
Substrate Noise Coupling in Mixed-Signal ASICs

Substrate Noise Coupling in Mixed-Signal ASICs
A fast algorithm for OR-AND-OR synthesis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Synthesis of SPP three-level logic networks using affine spaces

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Logic Minimization and Testability of 2-SPP Networks

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Considering the digital switching noise viewpoint, in this paper we illustrate a methodology to compare different logic synthesis techniques by applying a stochastic analysis to switching currents. The technique consists in three main steps. First, we synthesize the Boolean function into two logic expressions (classical SOP form and the three-level 2-SPP form). Then, we simulate the corresponding circuits at transistor level to obtain the switching currents. Finally, we post-process the obtained currents to obtain their amplitude density functions and power spectral densities.