Accurate energy breakeven time estimation for run-time power gating

Authors:
Hao Xu;Wen-Ben Jone;Ranga Vemuri
Affiliations:
University of Cincinnati, Cincinnati, Ohio;University of Cincinnati, Cincinnati, Ohio;University of Cincinnati, Cincinnati, Ohio
Venue:
Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Year:
2008

Citing 5
Cited 4

Leakage control with efficient use of transistor stacks in single threshold CMOS

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Voltage dependent gate capacitance and its impact in estimating power and delay of CMOS digital circuits with low supply voltage (poster session)

ISLPED '00 Proceedings of the 2000 international symposium on Low power electronics and design
Microarchitectural techniques for power gating of execution units

Proceedings of the 2004 international symposium on Low power electronics and design
Characterization and modeling of run-time techniques for leakage power reduction

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Nanoelectronic circuits and systems
A novel dynamic power cutoff technique (DPCT) for active leakage reduction in deep submicron CMOS circuits

Proceedings of the 2006 international symposium on Low power electronics and design

Temporal and spatial idleness exploitation for optimal-grained leakage control

Proceedings of the 2009 International Conference on Computer-Aided Design
Dynamic characteristics of power gating during mode transition

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
NEMS based thermal management for 3D many-core system

NANOARCH '11 Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures
Current shaping and multi-thread activation for fast and reliable power mode transition in multicore designs

Proceedings of the International Conference on Computer-Aided Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

Run-time Power Gating (RTPG) is a recent technique, which aims at aggressively reducing leakage power consumption. Energy breakeven time (EBT), or equivalent sleep time has been proposed as a critical figure of merit of RTPG. Our research introduces the definition of average EBT in a run-time environment. We develop a method to estimate the average EBT for any given circuit block, considering the impact of circuit states. HSPICE simulation results on ISCAS85 benchmark circuits show that the average EBT model has on the average 1.8% error. The CAD tool implemented based on the model can perform fast estimations with a speedup of 3000 x over HSPICE.