Bit-level systolic arrays for modular multiplication

  • Authors:
  • Çetin K. Koç;Ching Yu Hung

  • Affiliations:
  • -;-

  • Venue:
  • Journal of VLSI Signal Processing Systems - Special issue: algorithms and parallel VSLI architecture
  • Year:
  • 1991

Quantified Score

Hi-index 0.00

Visualization

Abstract