A characterization of ten rasterization techniques
SIGGRAPH '89 Proceedings of the 16th annual conference on Computer graphics and interactive techniques
ACM Transactions on Graphics (TOG)
A Single-Chip Multiprocessor for Multimedia: the MVP
IEEE Computer Graphics and Applications
SIGGRAPH '88 Proceedings of the 15th annual conference on Computer graphics and interactive techniques
The TMS34010: An Embedded Microprocessor
IEEE Micro
A vector-like architecture for raster graphics
EGGH'87 Proceedings of the Second Eurographics conference on Advances in Computer Graphics Hardware
A VLSI design strategy for graphics
EGGH'88 Proceedings of the Third Eurographics conference on Advances in Computer Graphics Hardware
A virtual memory system organization for bit-mapped graphics displays
EGGH'89 Proceedings of the Fourth Eurographics conference on Advances in Computer Graphics Hardware
EGGH'90 Proceedings of the Fifth Eurographics conference on Advances in Computer Graphics Hardware: rendering, ray tracing and visualization systems
| Hi-index | 0.00 |
The 34010 Graphics System Processor is a 32-bit graphics microprocessor capable of executing high-level languages. It combines a full general-purpose instruction set with a powerful set of graphics instructions that includes arithmetic as well as Boolean pixbits (pixel block transfers). Because it is completely programmable, the 34010 can be used in many different graphics and nongraphics applications. it was designed to support a wide range of display resolutions and pixel sizes, as well as applications such as page (laser) printers, ink jet printers, data compression, and facsimile transmission. The 34010 includes such system features as an on-board instruction cache, full interrupt capability, wait and hold functions, and display timing control, as well as test and emulation support. Unique among today's microprocessors, the 34010 addresses all memory down to the bit level with variably sized fields rather than the common byte or word addressing. For example, the 34010 can push a 5-bit quantity onto a stack. This field-processing capability is an integral part of the basic architecture.