Systematic Unidirectional Error-Detecting Codes
IEEE Transactions on Computers
A New Design Method for Self-Checking Unidirectional Combinational Circuits
Journal of Electronic Testing: Theory and Applications - Special issue on On-line testing
Self-checking and fault-tolerant digital design
Self-checking and fault-tolerant digital design
Logic Complement, a New Method of Checking the Combinational Circuits
Automation and Remote Control
Survivable Self-Checking Sequential Circuits
DFT '01 Proceedings of the 16th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems
Code-Disjoint Circuits for Parity Circuits
ATS '97 Proceedings of the 6th Asian Test Symposium
Automatic Modification of Sequential Circuits for Self-Checking Implementation
DFT '03 Proceedings of the 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems
IOLTS '05 Proceedings of the 11th IEEE International On-Line Testing Symposium
Implementation of Concurrent Checking Circuits by Independent Sub-circuits
DFT '05 Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems
Recovery During Concurrent On-Line Testing of Identical Circuits
DFT '05 Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems
Cascade Scheme for Concurrent Errors Detection
DSD '06 Proceedings of the 9th EUROMICRO Conference on Digital System Design
| Hi-index | 0.00 |
A method of control is proposed on the basis of representing the checked circuits as consequently connected subcircuits (cascades). The subdivision of the circuits into cascades is made in such a way that any failure in each of them results in a distortion of no more than one binary digit at its input. There is developed an universal sequential-sampling circuit with step-by-step control, where the detection of errors does not require additional (coding) variables. The results of this investigation showed that the proposed method for operational control entails considerably lesser hardware and power expenditure as compared with the circuits based on application of the Berger code.