GALS for Bursty Data Transfer based on Clock Coupling

Authors:
Miloš Krstić;Xin Fan;Eckhard Grass;Frank K. Gürkaynak
Affiliations:
IHP Microelectronics, Im Technologiepark 25, 15236 Frankfurt Oder, Germany;IHP Microelectronics, Im Technologiepark 25, 15236 Frankfurt Oder, Germany;IHP Microelectronics, Im Technologiepark 25, 15236 Frankfurt Oder, Germany;Microelectronics Design Center, ETH Zurich, CH-8092 Zurich, Switzerland
Venue:
Electronic Notes in Theoretical Computer Science (ENTCS)
Year:
2009

Citing 6
Cited 0

Self-Calibrating Clocks for Globally Asynchronous Locally Synchronous Systems

ICCD '00 Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors
The Design and Test of a Smartcard Chip Using a CHAIN Self-Timed Network-on-Chip

Proceedings of the conference on Design, automation and test in Europe - Volume 3
Toward a multiple clock/voltage island design style for power-aware processors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Globally Asynchronous, Locally Synchronous Circuits: Overview and Outlook

IEEE Design & Test
Dynamic Voltage and Frequency Scaling Architecture for Units Integration within a GALS NoC

NOCS '08 Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip
Asynchronous Interconnect for Synchronous SoC Design

IEEE Micro

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper we introduce a novel burst-mode GALS technique. The goal of this technique is improving the performance of the GALS approach for systems with predominantly bursty data transfer. This new technique has been used to implement a GALS-based version of a hardware accelerator of a 60 GHz OFDM baseband processor. The simulation results show a significant performance improvement in comparison with a classical implementation of GALS using pausible clocking.