Exposing non-standard architectures to embedded software using compile-time virtualisation

Authors:
Ian Gray;Neil C. Audsley
Affiliations:
University of York, York, England UK;University of York, York, England UK
Venue:
CASES '09 Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems
Year:
2009

Citing 18
Cited 3

Algorithms Implementing Distributed Shared Memory

Computer
Adaptive cache coherency for detecting migratory shared data

ISCA '93 Proceedings of the 20th annual international symposium on computer architecture
The CORBA reference guide: understanding the Common Object Request Broker Architecture

The CORBA reference guide: understanding the Common Object Request Broker Architecture
Parallel programming in OpenMP

Parallel programming in OpenMP
Route packets, not wires: on-chip inteconnection networks

Proceedings of the 38th annual Design Automation Conference
Component-based design approach for multicore SoCs

Proceedings of the 39th annual Design Automation Conference
ARM System-on-Chip Architecture

ARM System-on-Chip Architecture
Stream-Oriented FPGA Computing in the Streams-C High Level Language

FCCM '00 Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines
A Survey of Architecture Description Languages

IWSSD '96 Proceedings of the 8th International Workshop on Software Specification and Design
Programming Models for Hybrid CPU/FPGA Chips

Computer
A Modular Simulation Framework for Spatial and Temporal Task Mapping onto Multi-Processor SoC Platforms

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Industry Trends: Chip Makers Turn to Multicore Processors

Computer
A Transparent Distributed Shared Memory for Clustered Symmetric Multiprocessors

The Journal of Supercomputing
Sequoia: programming the memory hierarchy

Proceedings of the 2006 ACM/IEEE conference on Supercomputing
Sequoia: programming the memory hierarchy

Proceedings of the 2006 ACM/IEEE conference on Supercomputing
Parallel Programmability and the Chapel Language

International Journal of High Performance Computing Applications
An Adaptive Cache Coherence Protocol Optimized for Producer-Consumer Sharing

HPCA '07 Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture
A low-power DSP core-based software radio architecture

IEEE Journal on Selected Areas in Communications

Supporting islands of coherency for highly-parallel embedded architectures using compile-time virtualisation

Proceedings of the 13th International Workshop on Software & Compilers for Embedded Systems
Targeting complex embedded architectures by combining the multicore communications API (mcapi) with compile-time virtualisation

Proceedings of the 2011 SIGPLAN/SIGBED conference on Languages, compilers and tools for embedded systems
THE RTSC: MIGRATING EVENT-TRIGGERED SYSTEMS TO TIME-TRIGGERED SYSTEMS

Software—Practice & Experience

Quantified Score

Hi-index	0.00

Visualization

Abstract

The architectures of embedded systems are often application-specific, containing multiple heterogenous cores, non-uniform memory, on-chip networks and custom hardware elements (e.g. DSP cores). Standard programming languages do not use these many of these features natively because they assume a traditional single processor and a single logical address space abstraction that hides these architectural details. This paper describes Compile-Time Virtualisation, a technique which uses a virtualisation layer to map software onto the target architecture whilst allowing the programmer to control the virtualisation mappings in order to effectively exploit custom architectures.