Industry Trends: Chip Makers Turn to Multicore Processors

Authors:
David Geer
Affiliations:
-
Venue:
Computer
Year:
2005

Citing 0
Cited 61

Synchronization-driven dynamic speed scaling for MPSoCs

Proceedings of the 2006 international symposium on Low power electronics and design
CellSs: a programming model for the cell BE architecture

Proceedings of the 2006 ACM/IEEE conference on Supercomputing
The performance analysis of linux networking - Packet receiving

Computer Communications
On the energy efficiency of synchronization primitives for shared-memory single-chip multiprocessors

Proceedings of the 17th ACM Great Lakes symposium on VLSI
Throughput of multi-core processors under thermal constraints

ISLPED '07 Proceedings of the 2007 international symposium on Low power electronics and design
Parallel computing on any desktop

Communications of the ACM - ACM's plan to go online first
The potential of trace-level parallelism in Java programs

Proceedings of the 5th international symposium on Principles and practice of programming in Java
CellSs: making it easier to program the cell broadband engine processor

IBM Journal of Research and Development
Blue matter: scaling of N-body simulations to one atom per node

IBM Journal of Research and Development
Predictive thread-to-core assignment on a heterogeneous multi-core processor

Proceedings of the 4th workshop on Programming languages and operating systems
Fundamental parallel algorithms for private-cache chip multiprocessors

Proceedings of the twentieth annual symposium on Parallelism in algorithms and architectures
Concurrent CS: preparing students for a multicore world

Proceedings of the 13th annual conference on Innovation and technology in computer science education
Pc-based software routers: high performance and application service support

Proceedings of the ACM workshop on Programmable routers for extensible services of tomorrow
Performance of OpenMP Benchmarks on Multicore Processors

ICA3PP '08 Proceedings of the 8th international conference on Algorithms and Architectures for Parallel Processing
Fast and Small Short Vector SIMD Matrix Multiplication Kernels for the Synergistic Processing Element of the CELL Processor

ICCS '08 Proceedings of the 8th international conference on Computational Science, Part I
Solving dense linear systems on platforms with multiple hardware accelerators

Proceedings of the 14th ACM SIGPLAN symposium on Principles and practice of parallel programming
Power saving and fault-tolerance in real-time critical embedded systems

Journal of Systems Architecture: the EUROMICRO Journal
Optimizing matrix multiplication for a short-vector SIMD architecture - CELL processor

Parallel Computing
A study of potential parallelism among traces in Java programs

Science of Computer Programming
A ubiquitous processor embedded with progressive cipher pipelines

Proceedings of the 19th ACM Great Lakes symposium on VLSI
Nested parallelism for multi-core HPC systems using Java

Journal of Parallel and Distributed Computing
Efficient Parallelized Network Coding for P2P File Sharing Applications

GPC '09 Proceedings of the 4th International Conference on Advances in Grid and Pervasive Computing
Parallelizing extensible query optimizers

Proceedings of the 2009 ACM SIGMOD International Conference on Management of data
Evaluating the Jaccard-Tanimoto Index on Multi-core Architectures

ICCS '09 Proceedings of the 9th International Conference on Computational Science: Part I
Phase-guided thread-to-core assignment for improved utilization of performance-asymmetric multi-core processors

IWMSE '09 Proceedings of the 2009 ICSE Workshop on Multicore Software Engineering
Parallel shared memory strategies for ant-based optimization algorithms

Proceedings of the 11th Annual conference on Genetic and evolutionary computation
NZTM: nonblocking zero-indirection transactional memory

Proceedings of the twenty-first annual symposium on Parallelism in algorithms and architectures
The use of hardware transactional memory for the trace-based parallelization of recursive Java programs

PPPJ '09 Proceedings of the 7th International Conference on Principles and Practice of Programming in Java
Exposing non-standard architectures to embedded software using compile-time virtualisation

CASES '09 Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems
Real-time 3-D ultrasound scan conversion using a multicore processor

IEEE Transactions on Information Technology in Biomedicine - Special section on biomedical informatics
Multi-threaded architectures and benchmark tests for real-time multi-view video decoding

ICME'09 Proceedings of the 2009 IEEE international conference on Multimedia and Expo
On topology reconfiguration for defect-tolerant NoC-based homogeneous manycore systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Three-dimensional feature-preserving noise reduction for real-time electron tomography

Digital Signal Processing
Supporting islands of coherency for highly-parallel embedded architectures using compile-time virtualisation

Proceedings of the 13th International Workshop on Software & Compilers for Embedded Systems
Software designs of image processing tasks with incremental refinement of computation

IEEE Transactions on Image Processing
Economic analysis of testing homogeneous Manycore chips

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Exploiting compression opportunities to improve SpMxV performance on shared memory systems

ACM Transactions on Architecture and Code Optimization (TACO)
An adaptive cache coherence protocol for chip multiprocessors

Proceedings of the Second International Forum on Next-Generation Multicore/Manycore Technologies
A portable, efficient inter-core communication scheme for embedded multicore platforms

Journal of Systems Architecture: the EUROMICRO Journal
Parallel points-to analysis for multi-core machines

Proceedings of the 6th International Conference on High Performance and Embedded Architectures and Compilers
Adding concurrency in python using a commercial processor's hardware transactional memory support

ACM SIGARCH Computer Architecture News
Transactional conflict decoupling and value prediction

Proceedings of the international conference on Supercomputing
Multiset signatures for transactional memory

Proceedings of the international conference on Supercomputing
Green challenges to system software in data centers

Frontiers of Computer Science in China
GPU accelerated CESE method for 1D shock tube problems

Journal of Computational Physics
Improving CUDA™ C/C++ encoding readability to foster parallel application development

ACM SIGSOFT Software Engineering Notes
Building a scalable and portable message-passing library for embedded multicore systems

Proceedings of the 2011 ACM Symposium on Research in Applied Computation
Exploration of CPU/GPU co-execution: from the perspective of performance, energy, and temperature

Proceedings of the 2011 ACM Symposium on Research in Applied Computation
Characterizing the lifetime reliability of manycore processors with core-level redundancy

Proceedings of the International Conference on Computer-Aided Design
PMA: Pixel-based multi-anchor algorithm for image recognition on multi-core systems

Proceedings of the 2012 International Workshop on Programming Models and Applications for Multicores and Manycores
A full lifecycle performance verification methodology for multicore systems-on-chip

ACM Transactions on Design Automation of Electronic Systems (TODAES) - Special section on verification challenges in the concurrent world
Energy efficient video decoding on multi-core devices

Proceedings of the 2nd International Conference on Energy-Efficient Computing and Networking
The FLAME approach: From dense linear algebra algorithms to high-performance multi-accelerator implementations

Journal of Parallel and Distributed Computing
Evaluation of Low-Power Computing when Operating on Subsets of Multicore Processors

Journal of Signal Processing Systems
Multi-core implementation of the differential ant-stigmergy algorithm for numerical optimization

The Journal of Supercomputing
Performance analysis of computational approaches to solve Multiple Sequence Alignment

The Journal of Supercomputing
Lifetime and QoS-aware energy-saving buffering schemes

Journal of Systems and Software
Fast and accurate power estimation method based on a PMU counter

Proceedings of the 8th International Conference on Ubiquitous Information Management and Communication
Effects of workload variation on the energy distribution in a mobile platform

Microprocessors & Microsystems
Yield-enhancement schemes for multicore processor and memory stacked 3D ICs

ACM Transactions on Embedded Computing Systems (TECS) - Special Issue on Design Challenges for Many-Core Processors, Special Section on ESTIMedia'13 and Regular Papers
Bandwidth Adaptive Cache Coherence Optimizations for Chip Multiprocessors

International Journal of Parallel Programming

Quantified Score

Hi-index	4.10

Visualization

Abstract

Computer performance has been driven largely by decreasing the size of chips while increasing the number of transistors they contain. In accordance with Mooreýs law, this has caused chip speeds to rise and prices to drop. This ongoing trend has driven much of the computing industry for years.