A full lifecycle performance verification methodology for multicore systems-on-chip

Authors:
Jim Holt;Jaideep Dastidar;David Lindberg;John Pape;Peng Yang
Affiliations:
Freescale Semiconductor, Inc. & Massachusetts Institute of Technology;Freescale Semiconductor, Inc., Austin, Texas;Freescale Semiconductor, Inc., Austin, Texas;Freescale Semiconductor, Inc., Austin, Texas;Freescale Semiconductor, Inc., Austin, Texas
Venue:
ACM Transactions on Design Automation of Electronic Systems (TODAES) - Special section on verification challenges in the concurrent world
Year:
2012

Citing 17
Cited 0

Calibration of Microprocessor Performance Models

Computer
Exploring Embedded-Systems Architectures with Artemis

Computer
StepNP: A System-Level Exploration Platform for Network Processors

IEEE Design & Test
Performance Analysis and Validation of the picoJava Processor

IEEE Micro
Emulation verification of the Motorola 68060

ICCD '95 Proceedings of the 1995 International Conference on Computer Design: VLSI in Computers and Processors
A Formal Approach to MpSoC Performance Verification

Computer
Performance and Functional Verification of Microprocessors

VLSID '00 Proceedings of the 13th International Conference on VLSI Design
3.3 Performance Test Case Generation for Microprocessors

VTS '98 Proceedings of the 16th IEEE VLSI Test Symposium
A System Level Processor/Communication Co-Exploration Methodology for Multi-Processor System-on-Chip Platforms

Proceedings of the conference on Design, automation and test in Europe - Volume 2
Context Sensitive Performance Analysis of Automotive Applications

Proceedings of the conference on Design, Automation and Test in Europe - Volume 3
Industry Trends: Chip Makers Turn to Multicore Processors

Computer
Interface-Based Rate Analysis of Embedded Systems

RTSS '06 Proceedings of the 27th IEEE International Real-Time Systems Symposium
ATLAS: a chip-multiprocessor with transactional memory support

Proceedings of the conference on Design, automation and test in Europe
Leveraging semi-formal and sequential equivalence techniques for multimedia SOC performance validation

Proceedings of the 44th annual Design Automation Conference
Variation-aware performance verification using at-speed structural test and statistical timing

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
System-level Performance Verification of Multicore Systems-on-Chip

MTV '09 Proceedings of the 2009 10th International Workshop on Microprocessor Test and Verification
EDA challenges facing future microprocessor design

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Multicore Systems-on-Chip (MCSoC) are comprised of a rich set of processor cores, specialized hardware accelerators, and I/O interfaces. Functional verification of these complex designs is a critical and demanding task, however, focusing only on functional verification is very risky because the motivation for building such systems in the first place is to achieve high levels of system throughput. Therefore a functionally correct MCSoC that does not exhibit sufficient performance will fail in the market. In addition, limiting performance verification efforts to analyzing individual system components in isolation is insufficient due to: (1) the degree of system-level resource contention that an application domain imposes on the MCSoC, and (2) the degree of configuration flexibility that is typically afforded by an MCSoC. These factors motivate system-level performance verification of MCSoC. This article presents an important industrial case study of MCSoC performance verification involving both pre- and postsilicon analysis, highlighting the methodology used, the lessons learned, and recommendations for improvement.