A trace-capable instruction cache for cost efficient real-time program trace compression in SoC

Authors:
Chun-Hung Lai;Fu-Ching Yang;Chung-Fu Kao;Ing-Jer Huang
Affiliations:
National Sun Yat-Sen University, Kaohsiung, Taiwan;National Sun Yat-Sen University, Kaohsiung, Taiwan;National Sun Yat-Sen University, Kaohsiung, Taiwan;National Sun Yat-Sen University, Kaohsiung, Taiwan
Venue:
Proceedings of the 46th Annual Design Automation Conference
Year:
2009

Citing 3
Cited 3

Gbit/s lossless data compression hardware

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on the 2001 international conference on computer design (ICCD)
Debug Support Strategy for Systems-on-Chips with Multiple Processor Cores

IEEE Transactions on Computers
A lossless data compression and decompression algorithm and its hardware architecture

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

On signal tracing in post-silicon validation

Proceedings of the 2010 Asia and South Pacific Design Automation Conference
X-tracer: a reconfigurable X-tolerant trace compressor for silicon debug

Proceedings of the 49th Annual Design Automation Conference
Post-silicon platform for the functional diagnosis and debug of networks-on-chip

ACM Transactions on Embedded Computing Systems (TECS) - Special Issue on Design Challenges for Many-Core Processors, Special Section on ESTIMedia'13 and Regular Papers

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a novel approach to make the on-chip instruction cache of a SoC to function simultaneously as a regular instruction cache and a real time program trace compressor. This goal is accomplished by exploiting the dictionary feature of the instruction cache with a small support circuit attached to the side of the cache. The trace compression works in both the bypass mode and the online mode. Compared with related work, this work has the advantage of utilizing the existing instruction cache, which is indispensable in modern SoCs, and thus saves significant amount of hardware resource. The RTL implementation of a 4KB trace-capable instruction cache, a 4KB data cache and an academic ARM7 processor core has been accomplished. The experiments show that the cache achieves average compression ratio of 90% with a very small hardware overhead of 3652 gates. In addition, the trace support circuit does not impact the global critical path. Therefore, the proposed approach is highly feasible on-chip debugging/monitoring solution for SoCs, even for cost sensitive ones such as consumer electronics.