A lossless data compression and decompression algorithm and its hardware architecture

Authors:
Ming-Bo Lin;Jang-Feng Lee;Gene Eu Jan
Affiliations:
Department of Electronic Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan, R.O.C.;Department of Electronic Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan, R.O.C.;Department of Computer Science, National Taipei University, Taipei, Taiwan, R.O.C.
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2006

Citing 11
Cited 4

Dynamic Huffman coding

Journal of Algorithms
Fast decoding of the Huffman codes

Information Processing Letters
Text compression

Text compression
Managing gigabytes (2nd ed.): compressing and indexing documents and images

Managing gigabytes (2nd ed.): compressing and indexing documents and images
Introduction to data compression (2nd ed.)

Introduction to data compression (2nd ed.)
A Hardware Architecture for the LZW Compression and Decompression Algorithms Based on Parallel Dictionaries

Journal of VLSI Signal Processing Systems
Unified VLSI systolic array design for LZ data compression

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Digital Image Processing

Digital Image Processing
Introduction to Algorithms

Introduction to Algorithms
Gbit/s lossless data compression hardware

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on the 2001 international conference on computer design (ICCD)
Efficient VLSI for Lempel-Ziv compression in wireless data communication networks

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

A trace-capable instruction cache for cost efficient real-time program trace compression in SoC

Proceedings of the 46th Annual Design Automation Conference
Real-time lossless compression for silicon debug

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A new architecture of a two-stage lossless data compression and decompression algorithm

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
CAPSO: Centripetal accelerated particle swarm optimization

Information Sciences: an International Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we propose a new two-stage hardware architecture that combines the features of both parallel dictionary LZW (PDLZW) and an approximated adaptive Huffman (AH) algorithms. In this architecture, an ordered list instead of the tree-based structure is used in the AH algorithm for speeding up the compression data rate. The resulting architecture shows that it not only outperforms the AH algorithm at the cost of only one-fourth the hardware resource but it is also competitive to the performance of LZW algorithm (compress). In addition, both compression and decompression rates of the proposed architecture are greater than those of the AH algorithm even in the case realized by software.