IES3: a fast integral equation solver for efficient 3-dimensional extraction
ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
A fast hierarchical algorithm for 3-D capacitance extraction
DAC '98 Proceedings of the 35th annual Design Automation Conference
Impact of interconnect variations on the clock skew of a gigahertz microprocessor
Proceedings of the 37th Annual Design Automation Conference
Matrix algorithms
FastSies: a fast stochastic integral equation solver for modeling the rough surface effect
ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Proceedings of the conference on Design, automation and test in Europe
Incremental spectral preconditioners for sequences of linear systems
Applied Numerical Mathematics
Variational capacitance modeling using orthogonal polynomial method
Proceedings of the 18th ACM Great Lakes symposium on VLSI
Stochastic integral equation solver for efficient variation-aware interconnect extraction
Proceedings of the 45th annual Design Automation Conference
Hermite Polynomial Based Interconnect Analysis in the Presence of Process Variations
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Proceedings of the 47th Design Automation Conference
Multicore parallelization of min-cost flow for CAD applications
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - Special section on the ACM IEEE international conference on formal methods and models for codesign (MEMOCODE) 2009
Proceedings of the 48th Design Automation Conference
A Fast Non-Monte-Carlo Yield Analysis and Optimization by Stochastic Orthogonal Polynomials
ACM Transactions on Design Automation of Electronic Systems (TODAES)
GPU-friendly floating random walk algorithm for capacitance extraction of VLSI interconnects
Proceedings of the Conference on Design, Automation and Test in Europe
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
| Hi-index | 0.00 |
It is unknown how to include stochastic process variation into fast-multipole-method (FMM) for a full chip capacitance extraction. This paper presents a parallel FMM extraction using stochastic polynomial expanded geometrical moments. It utilizes multi-processors to evaluate in parallel for the stochastic potential interaction and its matrix-vector product (MVP) with charge. Moreover, a generalized minimal residual (GMRES) method with deflation is modified to incrementally consider the nominal value and the variance. The overall extraction flow is called piCAP. Experiments show that the parallel MVP in piCAP is up to 3X faster than the serial MVP, and the incremental GMRES in piCAP is up to 15X faster than non-incremental GMRES methods.