Variation estimation and compensation technique in scaled LTPS TFT circuits for low-power low-cost applications

Authors:
Jing Li;Kunhyuk Kang;Kaushik Roy
Affiliations:
Purdue University, West Lafayette, IN;Design Technology and Solutions, Intel Corporation, Hillsboro, OR;Purdue University, West Lafayette, IN
Venue:
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Year:
2009

Citing 5
Cited 2

VLSI technology: a system perspective

The VLSI handbook
Block-based Static Timing Analysis with Uncertainty

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Accurate and efficient gate-level parametric yield estimation considering correlated variations in leakage power and performance

Proceedings of the 42nd annual Design Automation Conference
Statistical timing analysis using levelized covariance propagation considering systematic and random variations of process parameters

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Design of Analog CMOS Integrated Circuits

Design of Analog CMOS Integrated Circuits

Variation-tolerant and self-repair design methodology for low temperature polycrystalline silicon liquid crystal and organic light emitting diode displays

Proceedings of the 16th Asia and South Pacific Design Automation Conference
Generic low-cost characterization of Vth and mobility variations in LTPS TFTs for non-uniformity calibration of active-matrix OLED displays

Proceedings of the 49th Annual Design Automation Conference

Quantified Score

Hi-index	0.03

Visualization

Abstract

Low-temperature polycrystalline-silicon thin-film transistor (LTPS TFT) has emerged as one of the promising candidates for low-power low-cost applications on flexible substrates. In this paper, we propose a statistical simulation methodology to estimate parametric variations in scaled LTPS TFT due to the inherent properties [such as the number, location, and orientation of grain boundaries (GBs)] of the polycrystalline material. Our simulation technique employs the response surface method (RSM) to consider multiple process parameters which affect the performance distribution of LTPS TFT devices/circuits. Simulation results show that inherent GB variations result in multimodal delay distributions in basic logic building blocks (INV, NAND, and NOR) in scaled LTPS TFT technology, contrary to unimodal distributions in conventional bulk CMOS technology. We also observed that with increasing logic depth, the multimodal distribution converges to a unimodal distribution. Hence, to ensure robust and stable functionality of TFT technology under inherent process variations, we propose a multifinger (MF) design technique to improve the reliability of TFT circuits and to reduce the impact of GB-induced variations on TFT performance. Simulation results obtained from a 20-stage inverter chain show that by applying the proposed MF-based design, one can achieve 28% and 61% reductions in delay variations using two- and four-finger structures, respectively.