The sun fireplane system interconnect
Proceedings of the 2001 ACM/IEEE conference on Supercomputing
MCM technology and design for the S/390 G5 system
IBM Journal of Research and Development
Self-timed interface for S/390 I/O subsystem interconnection
IBM Journal of Research and Development
First- and second-level packaging of the z990 processor cage
IBM Journal of Research and Development
An escape routing framework for dense boards with high-speed design constraints
ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
High-speed interconnect and packaging design of the IBM System z9 processor cage
IBM Journal of Research and Development
IBM eServer z900 I/O subsystem
IBM Journal of Research and Development
Packaging design challenges of the IBM system z10 enterprise class server
IBM Journal of Research and Development
A provably good approximation algorithm for rectangle escape problem with application to PCB routing
Proceedings of the 16th Asia and South Pacific Design Automation Conference
Hi-index | 0.01 |
This paper describes the system packaging of the processor cage for the IBM eServer z900. This server contains the world's most complex multichip module (MCM), with a wiring length of 1 km and a maximum power of 1300 W on a glass-ceramic substrate. The z900 MCM contains 35 chips comprising the heart of the central electronic complex (CEC) of this server. This MCM was implemented using two different glass-ceramic technologies: one an MCM-D technology (using thin film and glass-ceramic) and the other a pure MCM-C technology (using glass-ceramic) with more aggressive wiring ground rules. In this paper we compare these two technologies and describe their impact on the MCM electrical design. Similarly, two different board technologies for the housing of the CEC are discussed, and the impact of their electrical properties on the system design is described. The high-frequency requirements of this design due to operating frequencies of 918 MHz for on-chip and 459 MHz for off-chip interconnects make a comprehensive design methodology and post-routing electrical verification necessary. The design methodology, including the wiring strategy needed for its success, is described in detail in the paper.