Intrinsic NBTI-variability aware statistical pipeline performance assessment and tuning

Authors:
Balaji Vaidyanathan;Anthony S. Oates;Yuan Xie
Affiliations:
Pennsylvania State University, PA and Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan;Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan;Pennsylvania State University, PA
Venue:
Proceedings of the 2009 International Conference on Computer-Aided Design
Year:
2009

Citing 7
Cited 0

Modeling Within-Die Spatial Correlation Effects for Process-Design Co-Optimization

ISQED '05 Proceedings of the 6th International Symposium on Quality of Electronic Design
Modeling and minimization of PMOS NBTI effect for robust nanometer design

Proceedings of the 43rd annual Design Automation Conference
ReCycle:: pipeline adaptation to tolerate process variation

Proceedings of the 34th annual international symposium on Computer architecture
Estimation of statistical variation in temporal NBTI degradation and its impact on lifetime circuit performance

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
NBTI tolerant microarchitecture design in the presence of process variation

Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture
NBTI-aware statistical circuit delay assessment

ISQED '09 Proceedings of the 2009 10th International Symposium on Quality of Electronic Design
Statistical Timing for Parametric Yield Prediction of Digital Integrated Circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Random process variation and variability intrinsic to PMOS Negative Bias Temperature Instability (NBTI-induced statistical variation) are two major reliability concerns as transistor dimensions scales with technology. Previous works have studied these two sources of variation separately at device and circuit level. We study the impact of the interaction between intrinsic PMOS NBTI variability and time0 process variability on circuit delay spread. A statistical pipeline timing error model is proposed including both the variability sources to predict its impact on pipeline stage count. It is shown that a wide difference in statistical timing response to intrinsic NBTI variability exists among different circuits. Traditional design time NBTI-aware delay guard-banding is proved to be statistically insufficient in pipelines and an excess of 2x guard-band needs to be incorporated at the end of 10 years. However, the guard-band is shown to be reduced by 30% when the dynamic cycle time stealing technique is employed.