Formal Verification of the Quasi-Static Behavior of Mixed-Signal Circuits by Property Checking

Authors:
Martin Freibothe;Jens Schönherr;Bernd Straube
Affiliations:
Fraunhofer Institute for Integrated Circuits (IIS) Erlangen, Design Automation Department EAS, Dresden, Germany;Fraunhofer Institute for Integrated Circuits (IIS) Erlangen, Design Automation Department EAS, Dresden, Germany;Fraunhofer Institute for Integrated Circuits (IIS) Erlangen, Design Automation Department EAS, Dresden, Germany
Venue:
Electronic Notes in Theoretical Computer Science (ENTCS)
Year:
2006

Citing 10
Cited 4

A qualitative physics based on confluences

Artificial Intelligence - Special volume on qualitative reasoning about physical systems
How circuits work

Artificial Intelligence - Special volume on qualitative reasoning about physical systems
What's decidable about hybrid automata?

STOC '95 Proceedings of the twenty-seventh annual ACM symposium on Theory of computing
Model checking algorithms for analog verification

Proceedings of the 39th annual Design Automation Conference
Hybrid Automata: An Algorithmic Approach to the Specification and Verification of Hybrid Systems

Hybrid Systems
Model Checking Timed Automata

Lectures on Embedded Systems, European Educational Forum, School on Embedded Systems
A symbolic core approach to the formal verification of integrated mixed-mode applications

EDTC '97 Proceedings of the 1997 European conference on Design and Test
The theory of hybrid automata

LICS '96 Proceedings of the 11th Annual IEEE Symposium on Logic in Computer Science
Towards formal verification of analog designs

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
A symbolic modelling approach for the formal verification of integrated mixed-mode systems

DCC'96 Proceedings of the 3rd international conference on Designing Correct Circuits

Model checking of analog systems using an analog specification language

Proceedings of the conference on Design, automation and test in Europe
Review: Formal verification of analog and mixed signal designs: A survey

Microelectronics Journal
Validation signature testing: a methodology for post-silicon validation of analog/mixed-signal circuits

Proceedings of the International Conference on Computer-Aided Design
Validation signature testing: a methodology for post-silicon validation of analog/mixed-signal circuits

Proceedings of the International Conference on Computer-Aided Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper proposes a verification flow for mixed-signal circuits. The presented flow is based on 'bounded model checking', a formal verification method. The behavior of the analog parts of a mixed-signal circuit is described with the help of rational numbers within the circuit description and in the properties, respectively. Our implemented Property-Checker checks formal properties for a given mixed-signal circuit design over a finite interval of time. The internal representation of the rational numbers has an almost arbitrary accuracy. By using the presented flow, the quasi-static behavior of a mixed-signal circuit can be exhaustively verified.