Reduction in the Number of PAL Macrocells in the Circuit of a Moore FSM

Authors:
Alexander Barkalov;Larysa Titarenko;SłAwomir Chmielewski
Affiliations:
Institute of Computer Engineering and Electronics, University of Zielona Góra, ul. Podgórna 50, 65-246 Zielona Góra, Poland;Institute of Computer Engineering and Electronics, University of Zielona Góra, ul. Podgórna 50, 65-246 Zielona Góra, Poland;Institute of Computer Engineering and Electronics, University of Zielona Góra, ul. Podgórna 50, 65-246 Zielona Góra, Poland
Venue:
International Journal of Applied Mathematics and Computer Science
Year:
2007

Citing 7
Cited 3

Synthesis of finite state machines: logic optimization

Synthesis of finite state machines: logic optimization
Synthesis of Finite State Machines: Functional Optimization

Synthesis of Finite State Machines: Functional Optimization
Logic Synthesis for Control Automata

Logic Synthesis for Control Automata
Synthesis and Optimization of Digital Circuits

Synthesis and Optimization of Digital Circuits
The Design Warrior's Guide to FPGAs

The Design Warrior's Guide to FPGAs
Area Conscious State Assignment with Flip-Flop and Output Polarity Selection for Finite State Machine Synthesis—A Genetic Algorithm Approach

The Computer Journal
NOVA: state assignment of finite state machines for optimal two-level logic implementation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Synthesis of finite state machines for CPLDs

International Journal of Applied Mathematics and Computer Science - Special Section: Robot Control Theory Cezary Zielinski
Design of microprogrammed controllers to be implemented in FPGAs

International Journal of Applied Mathematics and Computer Science - SPECIAL SECTION: Efficient Resource Management for Grid-Enabled Applications
Area and speed oriented synthesis of FSMs for PAL-based CPLDs

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Optimization methods of logic circuits for Moore finite-state machines are proposed. These methods are based on the existence of pseudoequivalent states of a Moore finite-state machine, a wide fan-in of PAL macrocells and free resources of embedded memory blocks. The methods are oriented to hypothetical VLSI microcircuits based on the CPLD technology and containing PAL macrocells and embedded memory blocks. The conditions of effective application of each proposed method are shown. An algorithm to choose the best model of a finite-state machine for given conditions is proposed. Examples of proposed methods application are given. The effectiveness of the proposed methods is also investigated.