Impact of device variability in the communication structures for future synchronous SoC designs

Authors:
Faiz-ul-Hassan Faiz-ul-Hassan;B. Cheng;Wim Vanderbauwhede;Fernando-Rodriguez Fernando-Rodriguez
Affiliations:
Department of Electronics and Electrical Engineering, University of Glasgow, Glasgow, United Kingdom;Department of Electronics and Electrical Engineering, University of Glasgow, Glasgow, United Kingdom;Department of Computing Science, University of Glasgow, Glasgow, United Kingdom;Department of Electronics and Electrical Engineering, University of Glasgow, Glasgow, United Kingdom
Venue:
SOC'09 Proceedings of the 11th international conference on System-on-chip
Year:
2009

Citing 4
Cited 2

Statistical clock skew modeling with data delay variations

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - System Level Design
Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation

IEEE Micro
Impact of Variability on Clock Skew in H-tree Clock Networks

ISQED '07 Proceedings of the 8th International Symposium on Quality Electronic Design
Process Variations and Process-Tolerant Design

VLSID '07 Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems

Self-Calibrating Source Synchronous Communication for Delay Variation Tolerant GALS Network-on-Chip Design

International Journal of Embedded and Real-Time Communication Systems
Addressing link degradation in noc-based ULSI designs

Euro-Par'12 Proceedings of the 18th international conference on Parallel processing workshops

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper we undertake a first step towards the study of the impact random dopant fluctuation (RDF) in the devices will have on on-chip synchronous communication structures, such as line drivers, repeaters and latches. The study is based on Monte Carlo simulation of the circuits at the 25, 18 and 13 nm technology generations using predictive device models. It has been found that variability has a significant impact on the performance of communication structures designed using small devices. Therefore, as a design methodology, it is proposed to use larger sized devices in critical parts of the circuits at the cost of larger area and power. Surprisingly, this work also points out that tapered buffers with larger tapering factor are more prone to delay variability, which might lead into reconsidering the optimal sizing of these structures. It may very well be possible to tackle such variabilities with active approaches, which are beyond the scope of this text.