Multiple synchronous states in static delay-free mutually connected PLL networks

Authors:
Fernando Moya Orsatti;Rodrigo Carareto;José R. C. Piqueira
Affiliations:
Escola Politécnica da Universidade de São Paulo, Avenida Prof. Luciano Gualberto, travessa 3, n. 158, 05508-900 São Paulo, SP, Brazil;Escola Politécnica da Universidade de São Paulo, Avenida Prof. Luciano Gualberto, travessa 3, n. 158, 05508-900 São Paulo, SP, Brazil;Escola Politécnica da Universidade de São Paulo, Avenida Prof. Luciano Gualberto, travessa 3, n. 158, 05508-900 São Paulo, SP, Brazil
Venue:
Signal Processing
Year:
2010

Citing 14
Cited 0

Distributed Synchronous Clocking

IEEE Transactions on Parallel and Distributed Systems
Behavioral Simulation of Fractional-N Frequency Synthesizers and Other PLL Circuits

IEEE Design & Test
Phase tracking: what do we gain from optimality? particle filtering versus phase-locked loops

Signal Processing
A Multi-PLL Clock Distribution Architecture for Gigascale Integration

WVLSI '01 Proceedings of the IEEE Computer Society Workshop on VLSI 2001
Fast PLL simulation using nonlinear VCO macromodels for accurate prediction of jitter and cycle-slipping due to loop non-idealities and supply noise

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Recognition of noisy images by PLL networks

Signal Processing
Fast communication: Route to chaos in a third-order phase-locked loop network

Signal Processing
Decentralized Maximum-Likelihood Estimation for Sensor Networks Composed of Nonlinearly Coupled Dynamical Systems

IEEE Transactions on Signal Processing - Part I
A historical perspective on telecommunications network synchronization

IEEE Communications Magazine
Synchronization in digital system design

IEEE Journal on Selected Areas in Communications
A scalable synchronization protocol for large scale sensor networks and its applications

IEEE Journal on Selected Areas in Communications
Pattern recognition via synchronization in phase-locked loop neural networks

IEEE Transactions on Neural Networks
Computing with phase locked loops: choosing gains and delays

IEEE Transactions on Neural Networks
Time synchronization in sensor networks: a survey

IEEE Network: The Magazine of Global Internetworking

Quantified Score

Hi-index	0.08

Visualization

Abstract

In many engineering applications, the time coordination of geographically separated events is of fundamental importance, as in digital telecommunications and integrated digital circuits. Mutually connected (MC) networks are very good candidates for some new types of application, such as wireless sensor networks. This paper presents a study on the behavior of MC networks of digital phase-locked loops (DPLLs). Analytical results are derived showing that, even for static networks without delays, different synchronous states may exist for the network. An upper bound for the number of such states is also presented. Numerical simulations are used to show the following results: (i) the synchronization precision in MC DPLLs networks; (ii) the existence of synchronous states for the network does not guarantee its achievement and (iii) different synchronous states may be achieved for different initial conditions. These results are important in the neural computation context, as in this case, each synchronous state may be associated to a different analog memory information.