Speeding up hardware evolution: a coprocessor for evolutionary algorithms

Authors:
Tillmann Schmitz;Steffen Hohmann;Karlheinz Meier;Johannes Schemmel;Felix Schürmann
Affiliations:
University of Heidelberg, Kirchhoff Institute for Physics, Heidelberg;University of Heidelberg, Kirchhoff Institute for Physics, Heidelberg;University of Heidelberg, Kirchhoff Institute for Physics, Heidelberg;University of Heidelberg, Kirchhoff Institute for Physics, Heidelberg;University of Heidelberg, Kirchhoff Institute for Physics, Heidelberg
Venue:
ICES'03 Proceedings of the 5th international conference on Evolvable systems: from biology to hardware
Year:
2003

Citing 4
Cited 4

A High-Performance, Pipelined, FPGA-Based Genetic Algorithm Machine

Genetic Programming and Evolvable Machines
Towards an Artificial Neural Network Framework

EH '02 Proceedings of the 2002 NASA/DoD Conference on Evolvable Hardware (EH'02)
Intrinsic Evolution of Quasi DC Solutions for Transistor Level Analog Electronic Circuits Using a CMOS FPTA Chip

EH '02 Proceedings of the 2002 NASA/DoD Conference on Evolvable Hardware (EH'02)
Evolving Circuits in Seconds: Experiments with a Stand-Alone Board-Level Evolvable System

EH '02 Proceedings of the 2002 NASA/DoD Conference on Evolvable Hardware (EH'02)

Evolvable block-based neural network design for applications in dynamic environments

VLSI Design - Special issue on selected papers from the midwest symposium on circuits and systems
A flexible on-chip evolution system implemented on a xilinx Virtex-II pro device

ICES'05 Proceedings of the 6th international conference on Evolvable Systems: from Biology to Hardware
HW/SW co-design of reconfigurable hardware-based genetic algorithm in FPGAs applicable to a variety of problems

Computing
A new classification approach for neural networks hardware: from standards chips to embedded systems on chip

Artificial Intelligence Review

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper proposes a coprocessor architecture to speed up hardware evolution. It is designed to be implemented in an FPGA with an integrated microprocessor core. The coprocessor resides in the configurable logic, it can execute common genetic operators like crossover and mutation with a targeted data throughput of 420 MByte/s. Together with the microprocessor core, a complex evolutionary algorithm can be developed in software, but is processed at the speed of dedicated hardware.