Evolving Circuits in Seconds: Experiments with a Stand-Alone Board-Level Evolvable System

Authors:
Adrian Stoica;Ricardo S. Zebulum;M. I. Ferguson;Didier Keymeulen;Vu Duong
Affiliations:
-;-;-;-;-
Venue:
EH '02 Proceedings of the 2002 NASA/DoD Conference on Evolvable Hardware (EH'02)
Year:
2002

Citing 0
Cited 12

Adaptive and Evolvable Hardware and Systems: The State of the Art and the Prospectus for Future Development

KES '08 Proceedings of the 12th international conference on Knowledge-Based Intelligent Information and Engineering Systems, Part III
Self-Reconfigurable Mixed-Signal Integrated Circuits Architecture Comprising a Field Programmable Analog Array and a General Purpose Genetic Algorithm IP Core

ICES '08 Proceedings of the 8th international conference on Evolvable Systems: From Biology to Hardware
Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation

Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation
Hardware evolution of analog speed controllers for a DC motor

GECCO'03 Proceedings of the 2003 international conference on Genetic and evolutionary computation: PartI
Speeding up hardware evolution: a coprocessor for evolutionary algorithms

ICES'03 Proceedings of the 5th international conference on Evolvable systems: from biology to hardware
Automatic evolution of signal separators using reconfigurable hardware

ICES'03 Proceedings of the 5th international conference on Evolvable systems: from biology to hardware
Intrinsic evolution of frequency splitter with a new analog EHW platform

ISICA'07 Proceedings of the 2nd international conference on Advances in computation and intelligence
Adaptive and evolvable analog electronics for space applications

ICES'07 Proceedings of the 7th international conference on Evolvable systems: from biology to hardware
GRACE: generative robust analog circuit exploration

EuroGP'06 Proceedings of the 2006 international conference on Applications of Evolutionary Computing
Transistor-level circuit experiments using evolvable hardware

IWINAC'05 Proceedings of the First international work-conference on the Interplay Between Natural and Artificial Computation conference on Artificial Intelligence and Knowledge Engineering Applications: a bioinspired approach - Volume Part II
Evolvable hardware system at extreme low temperatures

ICES'05 Proceedings of the 6th international conference on Evolvable Systems: from Biology to Hardware
Intrinsic evolution of controllable oscillators in FPTA-2

ICES'05 Proceedings of the 6th international conference on Evolvable Systems: from Biology to Hardware

Quantified Score

Hi-index	0.19

Visualization

Abstract

The purpose of this paper is twofold: first, to illustrate a stand-alone board-level evolvable system (SABLES) and its performance, and second to illustrate some problems that occur during evolution with real hardware in the loop, or when the intention of the user is not completely reflected in the fitness function. SABLES is part of an effort to achieve integrated evolvable systems. SABLES provides autonomous, fast (tens to hundreds of seconds), on-chip evolution involving about 100,000 circuit evaluations. Its main components are a JPL Field Programmable Transistor Array (FPTA) chip used as transistor-level reconfigurable hardware, and a TI DSP that implements the evolutionary algorithm controlling the FPTAreconfiguration. The paper details an example of evolution on SABLES and points out to certain transient and memory effects that affect the stability of solutions obtained reusingthe same piece of hardware for rapid testing of individuals during evolution. It also illustrates how specifications not completely reflected in the fitness function, such as the time scales of response for logical circuits, may lead to overall unsatisfactory solutions. Both such situations can be handled with appropriate modification of fitness function and additional testing.