An integrated heuristic approach to power-aware real-time scheduling

  • Authors:
  • Pedro Mejia;Eugene Levner;Daniel Mossé

  • Affiliations:
  • CINVESTAV-IPN, México, DF;Holon Academic Institute of Technology, Department of Computer Science, Holon, Israel;Computer Science Department, University of Pittsburgh, Pittsburgh, PA

  • Venue:
  • PACS'02 Proceedings of the 2nd international conference on Power-aware computer systems
  • Year:
  • 2002

Quantified Score

Hi-index 0.00

Visualization

Abstract

We propose to improve battery life in pervasive devices by using multiple processors that trade off computing capacity for improved energy-per-cycle (EPC) efficiency. A separate scheduler circuit intercepts interrupts and schedules execution to minimize overall energy consumption. To facilitate this operation, software tasks are compiled and profiled for execution on multiple processors so that task requirements to computing capacities may be evaluated realistically to satisfy system requirements and task response time. We propose a simple model for estimating the EPC for each processor. To optimize energy consumption, processors are designed to satisfy a particular usage model. Thus, the particular task suite that is anticipated to run on the device, in conjunction with user expectations to software reaction times, governs the design point of each processor. We show that the battery life of a wearable device may be extended by a factor 3-18 depending on users activity.