A low-power content-adaptive texture mapping architecture for real-time 3D graphics

Authors:
Jeongseon Euh;Jeevan Chittamuru;Wayne Burleson
Affiliations:
Department of Electrical and Computer Engineering, University of Massachusetts, Amherst;Department of Electrical and Computer Engineering, University of Massachusetts, Amherst;Department of Electrical and Computer Engineering, University of Massachusetts, Amherst
Venue:
PACS'02 Proceedings of the 2nd international conference on Power-aware computer systems
Year:
2002

Citing 13
Cited 1

Software scheduling in the co-synthesis of reactive real-time systems

DAC '94 Proceedings of the 31st annual Design Automation Conference
Predictive system shutdown and other architectural techniques for energy efficient programmable computation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Fixed-phase retiming for low power design

ISLPED '96 Proceedings of the 1996 international symposium on Low power electronics and design
Resource constrained dataflow retiming heuristics for VLIW ASIPs

CODES '99 Proceedings of the seventh international workshop on Hardware/software codesign
Dynamic power management using adaptive learning tree

ICCAD '99 Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design
A constraint-based application model and scheduling techniques for power-aware systems

Proceedings of the ninth international symposium on Hardware/software codesign
Power-aware scheduling under timing constraints for mission-critical embedded systems

Proceedings of the 38th annual Design Automation Conference
A scheduling model for reduced CPU energy

FOCS '95 Proceedings of the 36th Annual Symposium on Foundations of Computer Science
Event-Driven Power Management of Portable Systems

Proceedings of the 12th international symposium on System synthesis
Real-Time Task Scheduling for a Variable Voltage Processor

Proceedings of the 12th international symposium on System synthesis
Time-Constrained Loop Pipelining

ICCAD '95 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design
Rotation scheduling: a loop pipelining algorithm

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Power optimization of variable-voltage core-based systems

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Power-Aware 3D Computer Graphics Rendering

Journal of VLSI Signal Processing Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

New embedded systems are being built with new types of energy sources, including solar panels and energy scavenging devices, in order to maximize their utility when battery or A/C power is unavailable. The large dynamic range of these unsteady energy sources is giving rise to a new class of power-aware systems. They are similar to low-power systems when energy is scarce; but when energy is abundant, they must be able to deliver high performance and fully exploit the available power. To achieve the wide dynamic range of power/performance trade-offs, we propose a new task motion technique, which tunes the system-level parallelism to the power/timing constraints as an effective way to optimize power utility. Results on real-life examples show an energy reduction of 24% with a 49% speedup over best previous results on the entire system.