Bridging the gap between compilation and synthesis in the DEFACTO system

Authors:
Pedro Diniz;Mary Hall;Joonseok Park;Byoungro So;Heidi Ziegler
Affiliations:
University of Southern California, Information Sciences Institute, Marina del Rey, California;University of Southern California, Information Sciences Institute, Marina del Rey, California;University of Southern California, Information Sciences Institute, Marina del Rey, California;University of Southern California, Information Sciences Institute, Marina del Rey, California;University of Southern California, Information Sciences Institute, Marina del Rey, California
Venue:
LCPC'01 Proceedings of the 14th international conference on Languages and compilers for parallel computing
Year:
2001

Citing 13
Cited 12

Data and computation transformations for multiprocessors

PPOPP '95 Proceedings of the fifth ACM SIGPLAN symposium on Principles and practice of parallel programming
Advanced compiler design and implementation

Advanced compiler design and implementation
PipeRench: a co/processor for streaming multimedia acceleration

ISCA '99 Proceedings of the 26th annual international symposium on Computer architecture
Synthesis of pipelined memory access controllers for streamed data applications on FPGA-based computing engines

Proceedings of the 14th international symposium on Systems synthesis
A Loop Transformation Theory and an Algorithm to Maximize Parallelism

IEEE Transactions on Parallel and Distributed Systems
Garp: a MIPS processor with a reconfigurable coprocessor

FCCM '97 Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines
Specifying and Compiling Applications for RaPiD

FCCM '98 Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines
NAPA C: Compiling for a Hybrid RISC/FPGA Architecture

FCCM '98 Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines
Pipeline Vectorization for Reconfigurable Systems

FCCM '99 Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Parallelizing Applications into Silicon

FCCM '99 Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Automatic Allocation of Arrays to Memories in FPGA Processors with Multiple Memory Banks

FCCM '99 Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Automatic Synthesis of Data Storage and Control Structures for FPGA-Based Computing Engines

FCCM '00 Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines
R. Barua, W. Lee, S. Amarasinghe and A. Agarwal

HIPC '98 Proceedings of the Fifth International Conference on High Performance Computing

Synthesis of pipelined memory access controllers for streamed data applications on FPGA-based computing engines

Proceedings of the 14th international symposium on Systems synthesis
Data reorganization engines for the next generation of system-on-a-chip FPGAs

FPGA '02 Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays
Using estimates from behavioral synthesis tools in compiler-directed design space exploration

Proceedings of the 40th annual Design Automation Conference
Spatial computation

ASPLOS XI Proceedings of the 11th international conference on Architectural support for programming languages and operating systems
Evaluating heuristics in automatically mapping multi-loop applications to FPGAs

Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays
Efficient hardware code generation for FPGAs

ACM Transactions on Architecture and Code Optimization (TACO)
A compiler intermediate representation for reconfigurable fabrics

International Journal of Parallel Programming
Compiling for reconfigurable computing: A survey

ACM Computing Surveys (CSUR)
Partial data reuse for windowing computations: performance modeling for FPGA implementations

ARC'07 Proceedings of the 3rd international conference on Reconfigurable computing: architectures, tools and applications
Compiler-in-the-loop exploration during datapath synthesis for higher quality delay-area trade-offs

ACM Transactions on Design Automation of Electronic Systems (TODAES) - Special section on adaptive power management for energy and temperature-aware computing systems
Polyhedral-based data reuse optimization for configurable computing

Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays
Automatic synthesis of physical system differential equation models to a custom network of general processing elements on FPGAs

ACM Transactions on Embedded Computing Systems (TECS) - Special issue on application-specific processors

Quantified Score

Hi-index	0.00

Visualization

Abstract

The DEFACTO project - a Design Environment For Adaptive Computing TechnOlogy - is a system that maps computations, expressed in high-level languages such as C, directly onto FPGA-based computing platforms. Major challenges are the inherent flexibility of FPGA hardware, capacity and timing constraints of the target FPGA devices, and accompanying speed-area trade-offs. To address these, DEFACTO combines parallelizing compiler technology with behavioral VHDL synthesis tools, obtaining the complementary advantages of the compiler's high-level analyses and transformations and synthesis' binding, allocation and scheduling of low-level hardware resources. To guide the compiler in the search of a good solution, we introduce the notion of balance between the rates at which data is fetched from memory and accessed by the computation, combined with estimation from behavioral synthesis. Since FPGA-based designs offer the potential for optimizing memory-related operations, we have also incorporated the ability to exploit parallel memory accesses and customize memory access protocols into the compiler analysis.