Parallel memory architecture for TTA processor

  • Authors:

  • Jarno K. Tanskanen;Teemu Pitkänen;Risto Mäkinen;Jarmo Takala

  • Affiliations:

  • Tampere University of Technology, Tampere, Finland;Tampere University of Technology, Tampere, Finland;Plenware Oy, Tampere, Finland;Tampere University of Technology, Tampere, Finland

  • Venue:
  • SAMOS'07 Proceedings of the 7th international conference on Embedded computer systems: architectures, modeling, and simulation
  • Year:
  • 2007

Quantified Score

Hi-index 0.01

Visualization

Abstract

A conflict resolving parallel data memory system for Transport Triggered Architecture (TTA) is described. The architecture is generic and reusable to support various application specific designs. With parallel memory, more area and power consuming multi-port memory can be replaced with single-port memory modules. Number of ports can be increased over what is available on a design library for multi-port memories. In an FFT TTA example, dual-port data memory was replaced by the proposed architecture. To avoid memory conflicts, the original code was rescheduled and the TTA core was regenerated for the new schedule. The original memory required an area higher by a factor of 3.38 and energy higher by a factor of 1.70. In this case, the energy consumption of the processor core increased so that system energy consumption remained about the same. However, the original system required an area higher by a factor of 1.89.