Design of low power multimode time-shared filters

Authors:
Navin Michael;A. P. Vinod;Christophe Moy;Jacques Palicot
Affiliations:
School of Computer Engineering, Nanyang Technological University, Singapore;School of Computer Engineering, Nanyang Technological University, Singapore;SUPELEC, IETR, Rennes, France;SUPELEC, IETR, Rennes, France
Venue:
ICICS'09 Proceedings of the 7th international conference on Information, communications and signal processing
Year:
2009

Citing 5
Cited 0

Efficient substitution of multiple constant multiplications by shifts and additions using iterative pairwise matching

DAC '94 Proceedings of the 31st annual Design Automation Conference
Low-Area/Power Parallel FIR Digital Filter Implementations

Journal of VLSI Signal Processing Systems
Synthesis of low power folded programmable coefficient FIR digital filters (short paper)

ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
Low power realization of FIR filters using multirate architectures

VLSID '96 Proceedings of the 9th International Conference on VLSI Design: VLSI in Mobile Communication
Leakage Current: Moore's Law Meets Static Power

Computer

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper proposes a new class of timeshared filtering architectures targeted at low power multimode portable wireless applications. The proposed structures exploit the increased cycle period available in fast filter algorithm based parallel processing structures to operate at a lower supply voltage, thereby reducing the power consumption. Further power reductions are obtained due to the reduced number of multiplications in fast filter algorithms. The paper also presents a novel power consumption model for various time-shared filter architectures in a voltage scaling regime. The proposed model can be used to investigate the impact of varying the throughput, filter architecture, filter lengths, and parallelism on the power consumption.