Synthesis of low power folded programmable coefficient FIR digital filters (short paper)

Authors:
Vijay Sundararajan;Keshab K. Parhi
Affiliations:
Dept. of ECE, University of Minnesota, Minneapolis, MN;Dept. of ECE, University of Minnesota, Minneapolis, MN
Venue:
ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
Year:
2000

Discrete-time signal processing

Discrete-time signal processing
Static Rate-Optimal Scheduling of Iterative Data-Flow Programs Via Optimum Unfolding

IEEE Transactions on Computers
A General Approximation Technique for Constrained Forest Problems

SIAM Journal on Computing
Low-power architectural synthesis and the impact of exploiting locality

Journal of VLSI Signal Processing Systems - Special issue on technologies for wireless computing
HEAT: hierarchical energy analysis tool

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Exploiting regularity for low-power design

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
Synthesis of folded pipelined architectures for multirate DSP algorithms

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Behavioral Synthesis for low Power

ICCS '94 Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors
Multiple constant multiplications: efficient and versatile framework and algorithms for exploring common subexpression elimination

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Algorithms and analysis of scheduling for loops with minimum switching

International Journal of Computational Science and Engineering
Design of low power multimode time-shared filters

ICICS'09 Proceedings of the 7th international conference on Information, communications and signal processing

Hi-index	0.00